

Analysis of High Endurance Storage for Write Intensive Automotive Applications

Presenter:

Veera Venkata Sri Harsha Badam,
Associate Director,
Samsung Semiconductor India Research (SSIR)-Samsung Electronics

Co-Authors:

Venkata Rajesh Yelamanchilli, Associate Technical Director
Srikanth Desai, Associate Technical Director
Debadutta Sahoo, Associate Technical Director
Sumeet Paul, Associate Director
[Samsung Semiconductor India Research (SSIR)-Samsung Electronics]

Disclaimer


- This presentation and/or accompanying oral statements by Samsung representatives collectively, the “Presentation” is intended to provide information concerning memory industry and Samsung Electronics Co., Ltd. and certain affiliates (collectively, “Samsung”). While Samsung strives to provide information that is accurate and up-to-date, this Presentation may nonetheless contain inaccuracies or omissions. As a consequence, Samsung does not in any way guarantee the accuracy or completeness of the information provided in this Presentation.
- This Presentation may include forward-looking statements, including, but not limited to, statements about any matter that is not a historical fact; statements regarding Samsung’s intentions, beliefs or current expectations concerning, among other things, market prospects, technological developments, growth, strategies, and the industry in which Samsung operates; and statements regarding products or features that are still in development. By their nature, forward-looking statements involve risks and uncertainties, because they relate to events and depend on circumstances that may or may not occur in the future. Samsung cautions you that forward looking statements are not guarantees of future performance and that the actual developments of Samsung, the market, or industry in which Samsung operates may differ materially from those made or suggested by the forward-looking statements in this Presentation. In addition, even if such forward-looking statements are shown to be accurate, those developments may not be indicative of developments in future periods.

Outline

- Background
- Applications
- Endurance Requirements
- **Case Study (EDR)**
- WAF/PE Cycles
- Conclusion

Background

- Flash memory, while revolutionary, faces intrinsic challenges that limit its lifespan and performance, particularly in demanding applications.




Automotive Applications

❑ In the **automotive applications** it is crucial to have, under **harsh conditions**



❑ **Long term reliability** of the data

❑ **High endurance**



Typical Endurance Requirement

- ❑ Ability of electronics components used in **Automotive systems** to **retain data over time**.
- ❑ Without **degradation** or **failure** due to **repeated read/write cycles**.








Endurance Requirement by Application		Automotive Specific Requirement	
Application	Endurance Requirement	Requirement	Details
Engine Control Unit (ECU)	≥ 100K cycles	AEC-Q100 Qualified	Handle Automotive Grade stress conditions
Transmission Control		Extended temperature range	-40C to +125C (or more)
Airbag/Safety systems		Data Retention	10-20 years
Infotainment & Navigation		Functional Safety (ISO 26262)	Support fault detection, error correction (ECC) & redundancy
Event Data Recorder (EDR)	≥ 1M cycles		
Battery Management System (BMS)			

Case Study (EDR)

❑ An emergency data recorder (EDR) in autonomous vehicle

❑ Capture and store critical data during emergencies

❑ Handle massive volumes of data generated by sensors, cameras, and other components.



Source: <https://squarell.com>

Case Study (EDR)

❑ Case Study of typical camera data associated with EDR.

❑ Usage of Camera in EDR

- In-Cabin Monitoring
- Out-Of-Cabin Monitoring
- Accident Investigation

Camera Data Analysis

Data Compression Ratio (x:1)	18
Data Recording Frame Rate (fps)	30
Total Camera Data Processed MPs/Frame	50
Total Camera Data Processed (MP/s)	1500
Total Camera Data Processed (MB/s)	3000
Crash recording window (secs)	30
Total crash recording data size in GB per Camera	87.89
Compressed Camera data in GB	4.88


Lifetime Data Analysis

Average engine hours per Year	500
Total Operation Years	10
Total Operating Hours over life time	5000
Number of times Camera data to be recorded (Considering 30 sec retention period)	600000
Total Life time data (TBW (Terabytes Written))	2861.02

- Memory PE Cycle can be enhanced with

- ❑ Low WAF
- ❑ Increasing Partition Size

High Endurance Partition Requirement



WAF / PE Cycle

❑ Write Amplification Factor (WAF)



$$\text{WAF} = \frac{\text{Total Bytes Physically written onto NAND Flash}}{\text{Bytes logically written by Host}}$$

Impact of Sequential Workload

- + Reduce Fragmentation [Through Efficient Mapping Algorithm]
- Garbage Collection
- Wear Leveling

Impact of High WAF

- ❑ Reduce Endurance
- ❑ Impact Performance

Factors Increasing WAF

- ❑ **Garbage Collection:** Valid page old block are copied to new blocks before erasing old one.
- ❑ **Wear Leveling:** Data moved more frequently to ensure even wear.
- ❑ **Invalid Pages:** Invalid page write during GC / internal processes.

Optimization Strategy

- ❑ **Mapping Algorithms:** Efficient mapping algorithms can help minimize unnecessary writes, and improve WAF.
- ❑ **Write Buffering:** Implementing larger write buffers allows grouping small writes into fewer large writes, reducing WAF.
- ❑ **Sequential Access Patterns:** Leveraging sequential access patterns where possible can improve write efficiency and lower WAF.

❑ Strategies to Achieve High PE Cycles

❑ **Typical SLC PE Cycles:** Approximately 50,000 (standard specification).

❑ **Target Goal:** Achieve >100K PE cycles for enhanced durability.

Zone Management	❑ Isolates HE blocks from regular blocks, preventing premature wear due to shared workloads
Wear Leveling Optimization	❑ Ensures all blocks reach the maximum PE cycle
Software and Firmware Enhancements	❑ Enhanced error correction, Modifications to refresh mechanisms (Data refresh, Purge etc..)
Temperature Control	❑ Preserves memory integrity and delays degradation caused by elevated temperatures

Conclusion

- **High-Endurance** memory represents a significant advancement in flash memory technology, addressing the limitations of traditional SLC, MLC, and TLC configurations.
- By achieving **High PE cycles**, High-Endurance memory offers **unprecedented durability**, making it ideal for demanding applications such as autonomous driving, industrial IoT, and enterprise storage.
- Key takeaways include:
 - ❑ **Extended Lifespan:** HE Memory significantly exceeds the endurance of standard Memory.
 - ❑ **Robust Performance:** Designed to handle write-intensive workloads with low WAF.
 - ❑ **Specialized Partitions:** Low retention for HE memory and High retention for OS areas.
 - ❑ **Industry Alignment:** Strategic foundation for high-endurance, future ready vehicle data systems.

Thank you

Backup

Validation of High Endurance Memory

Testing Program-Erase (PE) cycles for high endurance memory

- ❑ **Statistical Sampling:** Use representative sampling to extrapolate findings
- ❑ **Hybrid Approaches:** Simulate initial stages of wear-out, then apply accelerated stress tests to selected samples to confirm theoretical projections
- ❑ **Monitoring and Analytics:** Use advanced analytics to track subtle changes in memory behavior indicative of impending failure.

Simulation and Modeling

- ❑ Instead of performing full-scale tests, simulate PE cycles using mathematical models that replicate wear-out mechanisms.

Accelerated Stress Testing

- ❑ Apply accelerated stress conditions to shorten the testing duration while maintaining accuracy.

Incremental Verification

- ❑ Validate intermediate milestones to confirm progress toward the >100K cycle target.

Parallel Testing

- ❑ Conduct simultaneous tests on multiple samples to gather sufficient data quickly.