An Ultra-low-power LDPC Decoder Application in SLC Mode

Name: Mao-Ruei Li, PhD.

Title: Project Deputy Manager

Silicon Motion Technology Corp.





Legal Notice and Disclaimer

- The content of this document including, but not limited to, concepts, ideas, figures and architectures is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Silicon Motion Inc. and its affiliates. Silicon Motion Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document.
- Nothing in these materials is an offer to sell any of the components or devices referenced herein.
- Silicon Motion Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Silicon Motion, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.
- © 2025 Silicon Motion Inc. or its affiliates. All Rights Reserved.
- Silicon Motion, the Silicon Motion logo, MonTitan™, the MonTitan™ logo are trademarks or registered trademarks of Silicon Motion Inc.





Outline


- Background
 - NAND Development
 - SLC-mode Error Characterization
- SMI Solution: SLC-mode Decoder
 - Ultra-low-power LDPC Decoder
- Performance and summary






NAND Flash Trend

- QLC NAND Flash is becoming more common
 - Higher storage density
 - Lower cost





	Write latency	Read latency	PE cycle
SLC	0.5ms	10us	>100K
MLC	1.2ms	50us	10K
TLC	2.4ms	100us	3K
QLC	10-20ms	150-200us	~1K








SLC Mode (Pseudo-SLC)

- SLC mode reduces the number of bits stored in each cell to one
 - Reduce the amount of stored bits in each cell
 - Increase the reliability and lifetime
 - Decrease read/write latency







About SLC Mode Technique


Traditional SLC-aware methods Hard decoding Less accurate Soft decoding reads/program to reduce array busy Throughput time. Target throughput (max. host throughput) **SLC-mode** region Higher LDPC code rate to improve NAND IF efficiency. # of error bit





SLC Decoder Solution










SLC Error Characterization

Keep very low error bit number through life-time









SLC Error Characterization

Chunk size is 4KiB





Normal read


Best read





Conventional LDPC Decoder in SLC Mode

- Three memory blocks are required
- In SLC mode region, only 1-2 iterations are required



60%

power consumption in data transfer






SMI SLC Mode Solution

- Use the ultra-low power bit flipping (ULPBF) algorithm
- Advantages
 - Reduce memory power on data transfer
 - Reduce logic dynamic power

ULPBF decoder:

- 1. Non-iterative decoding
- 2. syndrome + CRC calculate error location
- 3. Provide the limited correction capacity



5.08x10⁻⁹ miss rate in SLC mode





Performance and Summary

Performance results

-33% -45% -40% +5%

Logic dynamic power

Memory power

Total power

Area

- The dual-decoder approach selects the most power efficiency decoding path
- A simple decoding algorithm ULPBF has lower complexity and just enough throughput to the target






Scan to learn more!



Meet us at booth #315





Smart Storage in Motion: From Silicon Innovation to Al Transformation Across all Spectrums!

