# Enhancing Security in CXL: IDE and TSP Verification

Heetashi Arora
Lead Member of Consulting Staff
Siemens EDA




# Agenda

- Security Stack : IDE and TSP Roleplays
  - Requirements
  - Why IDE
  - Encryption/Decryption
  - TSP Architecture
- Verification Scenarios
  - Invalid Keys
  - Retry Scenario
  - TSP: Set Target TE State
  - TSP: Rules to Maintain the Security of Memory Data



# Requirements





# Why IDE?


### Without Encryption

# hello Alice hello Alice

- Can be read by Attacker.
- Can be modified by Attacker.




### **Data Encryption**



Can be modified by Attacker.


### Integrity & Data Encryption




 With the help of MAC, it can be recognized whether message is modified or not.

# CXL Flit Encryption/Decryption

### Encryption



### Decryption





# Verification Scenarios

Securing the Link




# Invalid Keys

# Prerequisites Scenario Setup the device with invalid Keys say Key1 at Host TX and Device TX and Key2 at Host RX and Device RX,Send CM traffic on CXL Link Expected Results Integrity Failures reported in CXL IDE Error Status Register




# Invalid Keys






# Retry











Std Nak



## Architecture



# Target TSP Security States



### CONFIG\_UNLOCKED:

- Default state.
- VMM configures the Mem Device to be assigned to a TVM.
- VMM requests the TSM to lock the Device.

### Config LOCKED

 Device memory resources are operational and permitted to be accessed and managed by the TVM.

### ERROR

- Move to this state in case of any security breach.
- Device must not expose confidential TVM data.



# Verification Scenarios

Securing the Memory



# SET\_TARGET\_TE\_STATE

### Prerequisites

- 1. Target reports
  Explicit out-ofband TE state
  Changes and
  Read access
  control.
- 2. Move TSP to Config\_locked state.

### Scenario

- I. VM sends a Memory Read Request to an address with non-TEE opcode.
- 2. Host software issues a set\_target\_te\_state to set TE state to 1.
- 3. VM sends a Memory read request to the same address with TEE opcode.

### **Expected Results**

Host Software verifies read requested non-tee opcode and tee-opcode data and response matches.




# SET\_TARGET\_TE\_STATE


CASE 1 CASE 2 HOST DEVICE **HOST** DEVICE MemRd, addr X MemRd, addr X Addr X, TE\_state Addr X, TE\_state NDR, DRS\_MemData NDR, DRS\_MemData SET\_TARGET\_TE\_STATE\_TE SET\_TARGET\_TE\_STATE\_ SET\_TARGET\_TE\_STATE\_RS SET TARGET TE STATE RSP MemRdTEE, addr X MemRd, addr X NDR, NDR, DRS\_MemData DRS\_MemDataTEE



# Implicit + Read Access Control









# Protocol Compliance Test - Modes

- Front door Mode
  - Full Security Stack is Active
  - Callbacks for easily achieving the scenarios
    - Based on encryption flows
    - TSP Commands
- Backdoor Mode
  - Provides layer wise configurability
  - Callbacks/API's for
    - Flow Configurations
    - TSM/DSM State controls



## Protocol Compliance – Protocol Suite

- Exhaustive Protocol Suite
  - 2000+ checklist items built into BFM and Test Suite
  - 500+ checklist items for Full Security Stack
  - Checklist derived based on spec

```
ACXL31 11 5 5n1, "Version Mismatch(TSP): The version in the request is not supported");
ACXL31 11 5 5n2, "Invalid Security State(TSP): The device is not in the correct security
ACXL31 11 5 5n3, "No Privilege(TSP): The requested session ID has no privilege to genera
ACXL31 11 5 5 4 3n1, "Get Target TSP Version Response: The number of version entries tha
ACXL31 11 5 5 5 2n1, "Get Target Capabilities Response: If target memory encryption is s
ACXL31 11 5 5 5 2n2, "Get Target Capabilities Response: Targets that do not support rang
                     "Get Target Capabilities Response: When Write Access Control is set
ACXL31 11 5 5 5 2n4, "Get Target Capabilities Response: When Read Access Control is set,
ACXL31 11 5 5 5 2n5, "Get Target Capabilities Response: When Implicit TE State Change is
ACXL31 11 5 5 5 2n6, "Get Target Capabilities Response: When Explicit TE State Change Sa
ACXL31 11 5 5 5 2n7, "Get Target Capabilities Response: When Supported Explicit Out-of-b
ACXL31 11 5 5 5 2n8, "Get Target Capabilities Response: When Number of CKIDs is valid, S
ACXL31^{\circ}11^{\circ}5^{\circ}6^{\circ}1n1, "Set Target Configuration: Number of CKIDs being enabled is > Numbe
ACXL31 11 5 5 6 1n2, "Set Target Configuration: Shall not CKID Base be >= 2 ^ 13 or CKID
ACXL31 11 5 5 6 1n3, "Set Target Configuration: Explicit Out-of-band TE State Granularit
ACXL31 11 5 5 6 1n4, "Set Target Configuration: Length Index 0 or 7 was specified but th
                          Target Configuration: Explicit In-band TE State Granul
```



# Stimuli / Testing – Compliance Suite

- Transport Independent Stimulus Library
  - 300+ Off-the-shelf compliance tests for Security Stack
- Highly Configurable Requests Structure
  - Specification defined fields are directly accessible
- Randomization of Stimulus
  - Corner cases and unexpected scenarios
- Automating Request Creations, Real time scenarios
  - Constraints, APIs
  - Minimized user input for stress-testing
- Error Injection
  - Can be easily achievable through callbacks and APIs

```
acxlt ide rsvd bits.sv
acxlt ide start before key prog after reset.sv
acxlt ide start before key prog.sv
acxlt ide start before k set go after reset.sv
acxlt ide start before k set go.sv
acxlt ide start before mac.sv
acxlt ide start between epoch err.sv
acxlt ide stop terminate err.sv
acxlt ide switch key.sv
acxlt ide truncationdelay error.sv
acxlt ide unexp stop.sv
acxlt tsp get target capabilities err.sv
acxlt tsp get target cfg err.sv
acxlt tsp get target cfg report err.sv
acxlt tsp lock target cfg err.sv
acxlt tsp lock target cfg in config locked.sv
```



# Stimuli/Testing – Transaction Mode

Encrypted Flit Spec relation

```
=> 2427000 CM PROT#6af6(M2S REQ MemInvNT#67ea, M2S REQ MemInv#67eb, M2S REQ MemRdData#67ec, M2S REQ MemSpecRd#67ed, M2S REQ MemInv#67ee, M2S REQ MemInv#67ee
regCrd 0, dataCrd 19, rspCrd 1d
34e4c0aa684cd6201b2337635fe4---- (000000033be18f0adc9cf6e13134----) H4(M2S REO MemInvNT#67ea)
leafb6e893ba94a84210878d14456c69 (0000000000006276e550fedd6c170014) G4(M2S REQ MemInv#67eb)
47a81b307d58420edefc935ee6c86312 (00000000000001e9bb83b883f90ba3054) G4(M2S REQ MemRdData#67ec)
be6ee0eaa7f886414fedcf1f66a4c35b (000000000000888bc9af3c61fdcff114) G4(M2S REQ MemSpecRd#67ed)
4c86db8a3550ac52c5750e9bf23a7b81 (000000000001f93bb3c96c45f4b68014) G4(M2S REQ MemInv#67ee)
817972d1b2fdb742a6e360fd520e68f6 (0000000000005a620c50fa4946f70034) G4(M2S REQ MemRd#67f0)
9fcf47dce4bc6fca4c4393a3c5328503 (00000000000343216e36427e1d813134) G4(M2S REQ MemInvNT#67f4)
326cb097fdle156d28e8a73dab2e105c (00000000000338f3209b47fb5c9e3054) G4(M2S REQ MemRdData#67f7)
(user dropped at tx flit exit dll)
```




# Transaction Recording

- Comprehensive Command Coverage
  - Each CXL transaction in the waveform captures the full lifecycle of an CXL Request/Flit—from initiation to completion
- CXL Transactions Mapping
  - Parent CXL transactions are linked to related child transactions such as MemRd/NDR-DRS data transfers



# Transaction Recording

the Future of Memory and Storage



# Questions?

