# Mastering UCle 2.0: Overcoming Fabric Management Hurdles for Chiplet Integration

Prashant Dixit & Ujjwal Negi Siemens EDA



## Why Manageability Matters in a Chiplet World

Multi-vendor chiplets can have lead to varied config & debug logic

Many heterogeneous chiplets lead to complex SiP topologies

Protocol traffic (PCIe, CXL, CHI, etc.) don't cover system management

**CHALLENGES** 

Dynamic discovery and initialization of all chiplets within the SiP

No standard way to detect, control & monitor chiplets across the package

Routing mechanism across direct and indirect paths



## Why Manageability Matters in a Chiplet World

Protocol-agnostic control – independent of mainband protocol

Cross-vendor compatibilityseamless integration of3rd-party chiplets

Common Management transport ensures universal routing & security controlled access

**BENEFITS** 

Management Domain - structured, system-wide management layer


Utilization of existing infrastructure using encapsulation over mainband and sideband

Discovery mechanism to identify all management elements and their associated capability



## Inside UCIe 2.0: A Layered Management Architecture

#### ☐ Layered management fabric with Elements, Ports & Bridges






## Inside UCIe 2.0: A Layered Management Architecture

#### ■ Layered management protocol hierarchy

Standard management protocols like **UMAP**, **UDA**, etc., or vendor defined management protocol define the content and format the management data

These protocols are carried by the Management Transport Packets (MTP), which handles routing and security enforced access to management entities

MTP packets are then encapsulated inside the Management Port Message (MPM) which handle segmentation and credit flow, that are packed into management flits over mainband







## **Verification Challenges**

#### ☐ Management Domain Configuration


- SiPs vary: point-to-point, daisy chain, multi-chiplet, multi-domain topologies
- Need flexible verification to track multiple management elements & ports per chiplet



P<sub>2</sub>P



Multi-chiplet single domain



Multi-chiplet multi-domain




## Verification Challenges

#### ☐ Discovery and Initialization

- Identify all management elements & configure chiplet ID, CMPS
- Support both front door and backdoor initialization flows

#### ☐ Routing and Network ID Mapping

- Validate routing tables, network IDs & route-through across hops
- Handle dynamic updates, fallback paths
   & cyclic scenarios





## **Verification Challenges**

#### ☐ Transmitter and Receiver Rules

- Ensure correct encapsulation of MTP within MPMs and then packing them inside management flits
- Must check for segmentation, interleaving, credit handling across rxqid and virtual channels
- Handle reassembly, idle detection & retraining under multi-port conditions

#### **☐** Support for Protocol Diversity

- Payloads may use UMAP, UDA etc.; verification must decode & check them
- Ensure protocol compliance & interoperability within the management transport

M	and Develop (MTD)
Management Trans	sport Packet (MTP)
QWORD 0	MTP Header
QWORD 1	MTP Data 0
QWORD 2	MTP Data 1
QWORD 3	MTP Data 2
QWORD 4	MTP Data 3
QWORD 5	MTP Data 4
QWORD 6	MTP Data 5
QWORD 7	MTP Data 6
QWORD 8	MTP Data 7
QWORD 9	MTP Data 8
QWORD 10	MTP Data 9
QWORD 11	MTP Data 10
QWORD 12	MTP Data 11
QWORD 13	MTP Data 12
QWORD 14	MTP Data 13
QWORD 15	MTP Data 14

	st Segment <sup>b</sup> — This goes on RxQ-ID=x					
QWORD 0	MPM Header (s = 1, length = 6h)					
QWORD 1	MTP Header					
QWORD 2	MTP Data 0					
QWORD 3	MTP Data 1					
QWORD 4	MTP Data 2					
QWORD 5	MTP Data 3					
QWORD 6	MTP Data 4					
QWORD 7	MTP Data 5					
	1					
2 <sup>nd</sup> Segr	2 <sup>nd</sup> Segment <sup>b</sup> — This goes on RxQ-ID=MOD((x+1)/N)					
QWORD 8	MPM Header (s = 1, length = 6h)					
QWORD 9	MTP Data 6					
QWORD 10	MTP Data 7					
QWORD 11	MTP Data 8					
QWORD 12	MTP Data 9					
QWORD 13	MTP Data 10					
QWORD 14	MTP Data 11					
QWORD 15	MTP Data 12					
3 <sup>rd</sup> Segr	nent <sup>b</sup> — This goes on RxQ-ID=MOD((x+2)/N)					
QWORD 0	MPM Header (s = 0, length = 1h)					
QWORD 1	MTP Data 13					
QWORD 2	MTP Data 14					




#### ☐ Layered Modular Design

- Built on UVM architecture → scalable & reusable
- Modular classes for key management components: Management Element, MTP, MPG

#### ☐ Flexible topology Modelling

- Configurable APIs to represent any chiplet topology - supports simple point-to-point to complex multi-chiplet domains
- Attach multiple management elements and ports to a particular chiplet
- Configure any chiplet within the domain as management director, security director





#### ☐ Discovery Engine

- Frontdoor & backdoor routines to initialize management elements & ports
- Handles dynamic discovery & capability setup
- Allows bypassing of default discovery routine or customizing it

#### ☐ Role-Agnostic Verification

• Allows verification of any component within the manageability domain as the DUT - whether it's a separate chiplet or a management element residing within the same chiplet as the VIP.


#### **☐** Exhaustive Compliance Checks


- Validates discovery, routing, segmentation & credits rules
- Protocol checkers ensure adherence to Management transport, UMAP, UDA rules



#### ☐ Ready made Compliance Test Suite

Dump ready to use compliance test plan based on DUT
 Type and specific sections and tests for targeted testing using smart tools like VIQ










#### End-to-End Debug and Traceability

- Trackers associate : MTP → MPM → Management Flit
- Enables root-cause debug from transaction to low-level interface

```
1042 ==> Time:999.000ns MTP (AUCIE MP ID MA) #5419
L044 | dstid:0 | mgmt_prot_id:1 | tc:3 | pipp:3 | resp:1 | rsvd2:0 | ver:0
L045 | srcid:0 | scg:0 | length:4
L047 | Rsvd:0 | Opcode:0 | Rsvd:0 | Status:0 | Tag:11
L048 +------
LO49 | Data [ 31: 0]: 00000a00
1051 | PIP:4e2ed47
test_results/auciet_uvm_mtp_mb/fdi_driver1_mtp_tracker.txt
L988 ==> @999.000ns Post MPM (Complete) of MTP #5419 from MPG: MPMD #541b(AUCIE ENCAP MTP MSG)
1990 | SrcID: 0 | Rsvd: 0 | Resp: 1 | VC: 0 | MsqCode: 01 | Length: 02 | Rsvd: 0 | OpCode: 18
l991 | Rsvd: 0 | CP: 0 | Rsvd: 0 | DstID: 0 | cr_ret_resp: 0 | cr_ret_vc: 0 | cr_ret: 000 | Rsvd: 0 | S: 0 | P: 1 | Rsvd: 0 | rxq_id: 0
L994 | Data [ 31: 0]: 802f0000
1995 | Data [ 63: 32]: 02000000
1996 | Data [ 95: 64]: 11000000
1997 | Data [ 127: 96]: 00000a00
1998 | Data [ 159: 128]: 04e2ed47
test results/auciet uvm mtp mb/fdi driver1 mpg tracker.txt
2003 ==> @999.000ns #541c Post Management flit for MTP #5419 from MPG
2005 ==> @999.000ns AUCIE FLIT KIND FMT3 MTP#541c (Seq cf)
<u>2006</u> Prot_id: 1 | Stack_id: 0 | dlp: 0, | S_upper: c | flit_type: 2 | Ack_Nak: 0 | S_lower: f
<mark>2011</mark> 4B RSVD: 00000000 | 4B CRD: 00000000 | 10B RSVD: 000000000000<mark>0</mark>000000 | CRCO: 0000 | CRC1: 0000
test results/auciet uvm mtp mb/fdi driver1 mpg tracker.txt
```

#### ☐ Protocol Aware Debug

- Transactions are recorded on various interfaces at different layers
- Transaction Association associate Management Flits with corresponding MPMS





#### ☐ Protocol Aware Debug (contd...)

Transaction color differentiation for

- transmitted and received traffic
- BFM and user generated traffic
- Flits with error

me	Values C1	53000000	540000000	550000000	560000	
	74,1400 01			Transaction		
n1.rdi_driver_RDI_LP_MB	eck:N/A, avy_id:#4ee8	NOP Flit	NOP Flit	Payload Flit	Payload Flit	
user_generated_flit		0	0	1.	1	
User modified fields	N/A	N/A	N/A	N/A	N/A	
Flit_format	E_FLIT_KIND_FMT3_PCIE	AUCIE_FLIT_KIND	AUCIE_FLIT_KIND	AUCIE_FLIT_KIND	AUCIE_FLIT_KIND	
ack_nak	ESEQ	ESEQ	ESEQ	ESEQ	ACK	
seq_num		ff	ff	1	ff	
STACK		0	0	Θ	0	
CRC	bd7656d8	d7c0	d7c0	bd7656d8	3a976148	
Flit_chunk_0	de 24 5e 07 b1 34 f4	00 00 00 00 00 0	90 00 00 00 00 0	12 fb d7 99 c3 5	of 88 6f 47 64 4	
Flit_chunk_1	58 39 03 e5 17 ec b4	00 00 00 00 00 0	90 00 00 00 00 0	a3 fe 0d 34 9c 5	12 a0 82 da 70 b	
Flit_chunk_2	58 d0 e1 71 2e 39 ea	00 00 00 00 0	90 00 00 00 00 0	c8 56 f2 d9 d7 f	c0 31 c4 43 df 4	
Flit_chunk_3	00 00 00 bd 76 56 d8	00 00 00 00 0	90 00 00 00 00 0	df 95 9a cc 6e 4	1e ae 02 37 65 1	
CRC Check	N/A	N/A	N/A	N/A	N/A	
avy_id	#4ee8	#4e6d	#4ee6	#4ee8	#4ef0	
					W.	

	Transaction						Transac
<b>E</b> 1	river1.fdi_driver_0_FDI_RX_MB	eck:FAIL, avy_id:#4fb8	Payload	Flit Pa	ayload Flit	Payload Flit	Payload Flit
	User modified fields	N/A	N/A	N/A		N/A	N/A
977	Flit_format	IE_FLIT_KIND_FMT3_PCIE	AUCIE_FLIT	T_KIN AUCI	[E_FLIT_KIN	AUCIE_FLIT_KIN	AUCIE_FLIT_KIN A
-	ack_nak	ESEQ	ESEQ	ESE(	Q	ESEQ	ESEQ E
	seq_num		θ	Θ	*		0 6
•	STACK	32'h0	θ	0			0 6
-	CRC		θ	Θ			0 6
<u> </u>	Flit_chunk_0	da c5 31 21 d3 b6 bb	d7 06 46 3	32 9f 10 8	3e 42 20 14	ec be a4 c1 3b	39 37 6a 24 15 1
-	Flit_chunk_1	39 c6 01 95 49 f3 0f	56 cf be 3	3d 6b f5 3	3a 75 12 2a	of be 92 of e2	64 48 71 80 2a 5
100	Flit_chunk_2	ba d4 45 49 71 38 c4	e5 48 f4 (	16 0e 0e 1	L6 be d2 70	9d 20 44 8d 35	e3 d3 e1 cf 27 6
	Flit_chunk_3	00 00 00 00 00 00 00	01 8e 46 1	f7 23 9f a	af 1b ab 55	85 a4 c9 66 28	0b c1 32 ce 63 c
	CRC Check	FAIL	FAIL	PASS	S	FAIL	FAIL F
L	avy_id	#4fb8	#4f71	#4f7	7c	#4f86	#4f90 #



## Putting it to work: Case Study

- ☐ This solution was deployed in multiple customer SiP projects with varied requirements
  - Simple/mesh topology
  - Direct routing/ route through
  - Diverse management protocols
  - Diverse roles DUT as management director, VIP as management director

RESULTS

faster deployment with minimal testbench rework

shorter debug cycles

robust system-level testing and coverage



## Thank You

Visit us at Siemens EDA booth!

