

UCIe Chiplet Ecosystem: Interoperable Testbench for Multi-Vendor IP Integration

Prashant Dixit & Janakiram Chollangi

Siemens EDA



Background : Chiplet Ecosystem

❑ Current State of Chiplet Marketplace

- Market for chiplets is growing rapidly
- Increased enthusiasm for creating an “open chiplet economy”
- Open chiplet interconnect standards gaining traction – UCle, BoW (little less though)
- Broad range of applications for chiplets

❑ Challenges

- No interop labs (i.e., Plug fest) for chiplets
- High tape-out risk for chiplet designs



Call to Action

❑ What?

- Demonstrate interoperability between two UCle chiplet implementations from independent vendors using Siemens Avery UCle Verification IP in a simulation environment
- Leverage Siemens UCle Compliance Testsuite to demonstrate UCle 3.0 spec compliance

❑ Why?

- Create a model for collaboration/partnership between chiplet vendors and EDA
- Enable shift left strategy for early detection of design flaws
- Increase vendor confidence in chiplet implementations
- Accelerate adoption of chiplet standards such as UCle
- Contribute to long-term objective of creating an Open Chiplet Ecosystem



Pilot Project: UCle Interoperability and Compliance

Alphawave Semi – UCle-based IO Chiplet

Ayar Labs – UCle-based Optical Retimer Chiplet

Siemens EDA* – Avery UCle Verification IP, Testbench development, Compliance Testsuite

*Siemens as independent 3rd party and owner of the “Golden Reference” testbench



SIEMENS




Project Objectives


- **Phase 1** – PHY (RDI-to-RDI) compatibility
- **Phase 2** – PHY+D2D (FDI-to-FDI) compatibility
- **Compliance Test Areas**
 - Interface connectivity/compliance
 - End-to-end data path integrity
 - Link Training State Machine (LTSM)
 - Supported protocols/formats
 - UCle Config/Memory Access
 - Error handling/Retry
 - Latency/Performance monitoring
 - FDI/RDI Interface monitoring and analysis
 - Retimer crediting
 - Functional coverage metrics




Figure - UCle Layers and Functionalities – UCle Consortium



Simulation Environment



Simulation Environment



Challenges

❑ Technical

- Resolving differences in spec interpretation
- Developing comprehensive interop/compliance test plan
- RTL/Firmware integration
- Retimer latency modeling

❑ Logistical

- IP readiness
- Protection of IP
- Support model / Issue ownership
- Project scope



Looking Ahead

- Capture lessons learned from this pilot project
- Seek opportunities to reproduce this simulation-based interop model with other chiplet vendors
- Already added the compliance testing for various Manageability features and expanding it further to add UCle 3.0 features
- Incorporate Avery In-Circuit Simulation for early software modeling
- PCIe/CXL/CXS/AXI/CHI/C2C/JESD compliance testing over UCle



Conclusion

- Development of an Open Chiplet Ecosystem will necessitate early cooperation between chiplet vendors to ensure robust product interoperability
- Early-stage simulation-based compliance / interoperability testing with the use of 3rd party verification IP can help reduce risk and accelerate the development of spec compliant chiplet designs



Thank You !

Visit us at booth #(Siemens)
for more information

