
# New Era of Memory Scalability: MOSAIC Chiplet Architecture for High-Capacity CXL Memory Minsoon Hwang

SK hynix

# **Challenges: Growing Memory Bandwidth and Capacity Gap**



✓ Big Memory Era is coming → More memory bandwidth and capacity



2 DIMM per CH 1 DIMM per CH 10 16 CH (??) 8 CH. per SKT 12CH per SKT **Memory intensive WL** per Socket [A.U.] 256GB/DIMM, 12CH, 1DPC **General purpose WL** Capacity 128GB/DIMM, 12CH, 1DF GB/DIMM, 8CH, 1DPC **Compute intensive WI** '20 '30 Year

**Memory Capacity Requirement** 


SK hynix, "Adding New Value to Memory Subsystems through CXL", Flash Memory Summit Conference. Aug. 5, 2022



# New memory at the Big Memory Era



- ✓ Memory hierarchy is changed in terms of performance, latency, Bandwidth, and cost.
- ✓ New memory (ex. HBM and CXL Memory) have been appeared beyond traditional DIMM type DRAM.



# **Challenges: Growing Host & Memory Bandwidth Gap**



- ✓ Bandwidth of Host increase faster than one of Media → Higher data rate & more channels in media
- ✓ Chiplet based scalable architecture can overcome the bottlenecks of media design.


#### [ I/F Speed Trend ] [ Gen6 Host vs. Media BW ] (GB/s) 80 160 100 SSD CXL (Gb/s) CXL4 70 140 **UFS** 60 120 **32 CH PCle** 10 50 100 **4 CH** More 40 **DRAM** 80 Channel 1.6 CXL3 30 60 NAND 20 40 10 20 BW: Host $x2/3^4$ Yr. vs Media x2/6Yr. CXL1 **Host BW Host BW** 0.1 15 12 18 21 24 27 15 12 18 24 18 24 27 12 15 (Year) (Year) (Year)

# **Chiplet Pros & Cons for memory applications**




- ✓ Pros: Low-cost (Mix&Match), each CH and Line-up expansion, more efficient.
- ✓ Cons: Increase IO counts, latency, power and PKG complexity.

#### [ Pros ]




#### [ Cons ]




# MISAIC: Chiplet Architecture of SK hynix



- ✓ Monolithic (All-in-one, Single Skeleton) → Optimized in single SoC, Poor diversity and flexibility
- ✓ Chiplet (Separated, Loosely Coupled) → Mix&Match, better for functional expansion & change







**Modular:** smaller & Independent in function & fabrication process

**Object-oriented:** Individually optimized & Re-usable for various application

**Scalable:** Resembled to create a system

**Architecture:** Architecture on package

Incremental-Change: Easy expansion in Media/Compute/Hybrid w/ Mix&Match







# MISAIC: Tiled & Chiplet Architecture



- ✓ There two approach for channel expansion of CXL Memory (Tiled &r Chiplet Architecture).
- ✓ Chiplet architecture is more cost-effective solution.

#### [ Monolithic SoC ]










# MISAIC: Chip, PKG & CXL Memory Module




- √ x2 Bandwidth & Capacity in CMM using a Chiplet PKG w/ 2-tiled controllers.
- ✓ Reduce yielded cost up to 50~60% due to better yield & proper placement for a smaller chip



# Next chiplet architecture for memory applications



- ✓ CXL can enable memory pool with different types of memory media (ex. HBM, SSD, CXL, PCM..)
- ✓ CXL common chiplet can be solutions to support various media and companion chips.




# **Memory Expansion w/ CXL Memory**




- ✓ Memory Pooling and Sharing is available with CXL-memory.
- ✓ SK hynix has owned memory expansion solutions with DDR5 DIMMs & CXL Module.

#### [ CXL-Memory Pooling and Sharing ]



https://computeexpresslink.org/blog/explaining-cxl-memory-pooling-and-sharing-1049/






# **Expansion of Memory Eco-system**




Simple traditional computing system and memory hierarchy has been expanded based on CXL/PCIe/NVMe using various memories.



# **Memory Eco-systems of SK hynix**



✓ On preparing for Chiplet architecture (MOSAIC), S/W (HMSDK), H/W (CXL Module, TSV/VFO PKG)




\* 2024 IEEE 74th Electronic Components and Technology Conference, "Vertical Fan-Out(VFO) package with enhanced form factor and performances for mobile" applications

## **Memory Eco-system with Industry Partners**



✓ Close collaboration with all CXL eco-system partners across the entire system hierarchy is essential for successful launch of future CXL products





For Technical discussion or partnership with SK hynix, email to Dongsop Lee (<a href="mailto:dongsop.lee@sk.com">dongsop.lee@sk.com</a>) or Minsoon Hwang (<a href="mailto:minsoon.hwang@sk.com">minsoon.hwang@sk.com</a>)





# Booth #207

Meet the future of memory.

Just steps from the entrance.

Innovation starts here, Literally.

**SK** hynix

