Testing the Latest PCIe 5.0 Power Excursion and PCIe 6.0 LOp Power States

Kyle McRobert
Hardware Engineering Manager





Objectives

- Brief introduction to Power Excursions
- How to measure Power Excursions
- Brief introduction to LOp
- How to measure power usage of L0p and how much power you could save





Power Excursion Introduction

Power Excursion – A temporary condition in which power exceeds maximum sustained power.


PCIe Add-in Cards that don't rely on aux power connector or use the newer 12V-2x6 or 48HPWR connectors.

This may be needed for high performance GPU, accelerator cards etc. where they need can experience spikes in power consumption during certain operations.

Only after Set_Slot_Power_Limit message received.

System must conform to power supply rail requirements.

Averege Bewer	Ratio of Average Power In Interval T Divided by Maximum Sustained Power (R) max										
Average Power Calculation Interval Length in microseconds (T)	On Any Power Rail Before Set_Slot_Power_Limit Message	+12V Power Rail in CEM Connector for all Add-In Cards	Total Card Power for > 75 W Cards								
≤100	1	2.5	3								
>100 and <1,000,000		3.25 – 0.1628 x In(T)	4 – 0.2171 x In(T)								
≥1,000,000		1									






How to Test Power Excursions

Must be able to look at all power rails on the add-in card. This includes Power, Current and Voltage for each rail.

Be able to observe power usage over periods long enough to capture the full length of excursion/ catch the excursion happening.

Use a software tool that can run workloads that will cause power excursions.


Be able to look at power up of the device under test to ensure it remains within specification.








Start-up Sequencing and Power Draw













LOp Introduction

Low Power substate to reduce power consumption without interrupting data flow.


LOp allows for the link to dynamically adjust its bandwidth by reducing the number of active lanes.

Optional and exclusively available for Flit mode and LOs is not supported in Flit mode.

Both TX and RX sides of the link scale their lane usage together.

LOp can be initiated by either side with the other side ACK or NAK.

Does not require a full link retraining process








How to test LOp Performance and Power Savings

Must be able to look at all power rails on the device. This includes Power, Current and Voltage for each rail.

Be able to observe power usage over periods long enough to capture the full length of the workload being carried out.

Use a software tool that can run different workloads and able to know what lane width LOp is in.

Run similar work loads without LOp enabled to be able to gauge how much power savings it achieve while not losing on performance.







Potential Power Saving

Work loads ran on Gen5 with drive force into x1, x2 and x4 due to limited Gen6 capable systems.

Idle less relevant for LOp as LOp is aim at power saving while traffic is flowing.

Shows some possible power savings.

	Gen 5 U.2 through Gen5 switch on Gen 3 host																
Random	dom Average IOPS Average MB/s				Average Power (W)			Average (MB/s)/Watt			Efficency findings from	Idle power (W)					
Reads	x1	x2	x4	x1	x2	x4	x1	x2	x4	x1	x2	x4	Average (MB/s)/Watt	×	1	x2	x4
4k 128m	12200	12211	12166	47.66	47.7	47.52	5.87	5.93	6.03	8.12	8.03	7.87	x1 3.2% more efficent than x4	П	5.8	5.86	5.96
16k 128m	10866	11229	11137	169.79	175.46	174.03	6.13	6.21	6.3	27.68	28.26	27.6	x2 2.4% more efficent than x4	Ш			
16k 256m	10881	11231	11219	170.02	175.49	175.3	6.13	6.21	6.33	27.7	28.26	27.68	x2 2.1% more efficent than x4	Ш			
32k 256m	9648	10019	10243	301.5	313.12	320.1	6.4	6.49	6.62	47.09	48.24	48.29		Ш			

	Gen 5 E3 on Gen5 Host																
Random	om Average IOPS Average MB/s			Average Power (W)			Average (MB/s)/Watt			Efficency findings from		Idle power	r (W)				
Reads	x1	x2	x4	x1	x2	x4	x1	x2	x4	x1	x2	x4	Average (MB/s)/Watt	Ш	x1	x2	x4
4k 128m	118352	128301	128466	462.32	501.18	501.82	4.26	4.99	5.11	108.46	100.4	98.12	x1 10.5% more efficent than x4	П	3.78	3.88	4
16k 128m	89968	112669	112761	1405.75	1760.46	1761.9	4.7	4.8	5.09	298.65	367.07	346.29	x2 6% more efficent than x4	П			
32k 128m	83607	90020	94065	326.59	351.64	367.44	4.65	4.62	5.08	70.25	76.05	72.31	x2 5.2% more efficent than x4	П			
64k 128m	66825	69201	71375	1044.14	1081.27	1115.24	4.94	4.96	5.08	211.36	217.89	219.53	x4 most efficent	П			
16k 256m	83607	92346	94065	321.12	431.67	433.85	4.38	4.81	5.05	73.35	89.65	85.94	x2 4.3% more efficent than x4	П			
32k 256m	66825	69201	71375	1182.6	1437.91	1454.71	4.31	4.62	4.9	274.48	311.2	296.67	x2 4.9% more efficent than x4	Ш			





Thank You



