


An Open Solution for CXL Fabric Management & Orchestration

Barrett Edwards – Jackrabbit Labs










The open-source software services company for shared memory management





Competing technologies have merged into a single standard: CXL

CXL is the specification for next generation computer architecture both for hardware and software






Shared Memory Improves the Efficiency of Software Architectures

Memory Fabrics Improve Optimization to Radically Reduce Cost & Complexity

Architecture Today **Architecture Tomorrow** Eliminate Web UI **Duplicate Data User Profiles** Share Memory Shared **Across Containers** Analytics Memory Remove Extra Inventory **Network Hops** Orders Slow Ethernet Fast Memory **Jackrabbit Labs Platform Reduces:**


Kubernetes has reached a level of diminishing returns, mainly due to network and forced data duplication








Why is Open-Source Softwar




re Needed for CXL?
mentation slows adoption
ndardized
ware Stack

- App Plugins
- **Management API**
- Management Libraries
 - Host Agent(s)
- In-band Management Protocol
- **Management Endpoints**
 - **SwitchOS**
- Hardware Abstraction Layer


Hosts, Switches, and Devices can be connected in a Direct or Switched Topology



SH-SLD – DRAM Drives Single-Headed Single Logical Devices




MH-MLD – DRAM Drives Multi-Headed Multi-Logical Devices



SH-MLD – DRAM Drives Single-Headed Multi-Logical Devices




Multi-Layer Switch **Device Pooling / Sharing**






Ethernet Switch Appliance



- Managed Ethernet switches run a SwitchOS
- e.g. SONiC, Cumulus, FBOSS, EOS, NX-OS
- Managed through in-band / out-of-band Ethernet links
- Hardware Abstraction Layer (HAL)
- Can be run on a low-end BMC or larger x86 processor ٠
- SONiC = Debian + Ethernet Management Containers •
- Typically has a CLI shell + Web API / GUI




- CXL Switch appliances are equivalent to Ethernet switches •
- Will run a SwitchOS to manage CXL switch silicon
- The "Fabric Manager" lives in this SwitchOS (Or at least a software agent of a larger orchestration system)
- Has a Hardware Abstraction Layer (HAL) for CXL switch silicon
- External interface can be REST, GUI over Ethernet or an inband protocol over CXL links


SwitchOS


The Management Abstraction Layer to the Silicon



Direct Attach Multi-Port Devices







- Directly connected Multi-Headed (Multi-Port) devices
- No switch architecture •
- Memory devices housed in separate / bladed enclosure ٠
- Lower latency more cables / complex enclosure
- Still requires separate management entity ۲

- CXL Switch appliances are equivalent to Ethernet switches •
- Will run a SwitchOS to manage CXL switch silicon
- The "Fabric Manager" lives in this SwitchOS (Or at least a software agent of a larger orchestration system)
- Has a Hardware Abstraction Layer (HAL) for CXL switch silicon
- External interface can be REST, GUI over Ethernet or an inband protocol over CXL links

SwitchOS

The Management Abstraction Layer to the Silicon




Jack – CXL Fabric Management CLI Tool

45

Implements the CXL Fabric Management API

CXL Enabled Hosts



#	@	Port State	Туре	LD	Ver	CXL Ver	MLW	NLW	MLS	CLS	Speeds
	-										
0	+	Upstream	T1	-	2.0	AB	16	16	5.0	5.0	45
1	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
2	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
3	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
4	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
5	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
6	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
7	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45
8	+	Downstream	T3-MLD	16	2.0	AB	16	16	5.0	5.0	45

- 2.0 AB

16 16 5.0 5.0

jack show vcs 0

9

+ Upstream

jack show port

Show VCS: VCS ID : 0 State : Enabled USP ID : 0 vPPBs : 8

vPPB PPID LDID Status

- Bound Physical Port 0 0: 0 Bound LD 1: 1 2: 0 Bound LD 2 3: 3 0 Bound LD 4: 0 Bound LD 4 5: - Unbound _ 6: - Unbound -7: - Unbound _


T1

LTSSM	LN	Flags	
L0	0	Р	
LØ	0	Р	
LØ	0	Р	
L0	0	Р	
LØ	0	Р	
L0	0	Р	

Live Demo



libmem – Library for Managing Memory Blocks




- Host memory is divided into blocks (typically 128 MiB)
- Each memory block is assigned a zone

Pooled Memory Blocks in External Appliance

locks (typically 128 MiB) d a zone







Pooled Memory Blocks in External Appliance

- Host memory is divided into blocks (typically 128 MiB)
- Each memory block is assigned a zone
- External CXL attached memory added as regions
- Regions can be dynamically added
- Regions must be removed in reverse order (LIFO)


libmem – Library for Managing Memory Blocks

locks (typically 128 MiB) d a zone

y added as regions Ided everse order (LIFO)








Pooled Memory Blocks in External Appliance

- Host memory is divided into blocks (typically 128 MiB)
- Each memory block is assigned a zone
- External CXL attached memory added as regions
- Regions can be dynamically added
- Regions must be removed in reverse order (LIFO) •
- Only online a memory block in one of the hosts at a time







Pooled Memory Blocks in External Appliance

- Host memory is divided into blocks (typically 128 MiB)
- Each memory block is assigned a zone
- External CXL attached memory added as regions
- Regions can be dynamically added
- Regions must be removed in reverse order (LIFO)
- Only online a memory block in one of the hosts at a time
- Memory blocks can be dynamically offlined in one host, and then onlined in another host

libmem is a library to manage the state (online/offline) of memory blocks of a **CXL** memory region



Challenges

- Potential fragmentation of the shared memory software ecosystem will delay adoption
- Dynamically removing memory from the kernel requires shared access across multiple hosts (until DCD)
- ZONE_MOVABLE not a 100% reliable way to hot-remove memory from the kernel

Call to Action

- Experiment with QEMU today! QEMU supports more CXL features (i.e. CXL 3.0+) than CPU HW today
- Software application development doesn't have to wait until hardware (i.e. switches) are available
- Evaluate where open-source tools / libraries / APIs can be used in your projects

Intel	libcxl	https://github.com/pmem/ndctl
Jackrabbit Labs	libmem	https://github.com/JackrabbitLabs/libmem
Jackrabbit Labs	Jack - CXL FM API CLI Tool	https://github.com/JackrabbitLabs/jack
Jackrabbit Labs	CXL Switch Emulator	https://github.com/JackrabbitLabs/cse
Samsung	Scalable Memory Development Kit (SMDK)	https://github.com/OpenMPDK/SMDK
Micron	CXL Memory Resource Kit (CMRK)	https://github.com/cxl-micron-reskit/cxl-reskit
SK Hynix	Heterogeneous Memory Software Development Kit (HMSDK)	https://github.com/skhynix/hmsdk
Micron	CXL Library CLI	https://github.com/cxl-micron-reskit/mxcli
Micron	FAMFS	https://github.com/cxl-micron-reskit/famfs
Intel	Unified Memory Framework	https://github.com/oneapi-src/unified-memory-framework
QEMU	QEMU	https://github.com/qemu/qemu
Samsung	libcxlmi	https://github.com/computexpresslink/libcxlmi





JACKRABBIT LABS

Driving CXL Adoption with Open Source