



The Challenges of PCIe SSD Robustness in Cross Temperature Applications

Presenter: Nicolas Leng, ATP Electronics Inc.



Agenda

- ❑ **Understanding the Challenges of PCIe SSD in Cross-Temp Environment**
- ❑ **How to Achieve PCIe SSD Robustness in Cross-Temp Environment**
 - Mechanical Challenges & Considerations
 - Environment/Testing Challenges & Considerations
 - Firmware Challenges & Considerations
- ❑ **Conclusions**



Understanding the Challenges of PCIe SSD in Cross-Temp Environment

- ❑ Cross-Temp application like, Edge/IoT/Automotive applications, may encounter thermal challenges which have been a critical issue impacting performance and reliability.




Case	Temp.	Airflow	Customer Criteria
Box PC	High	No Airflow	Needs to stay operational without shutting down
Data Logger	High	Strong	Sustained Read/Write performance
IIoT Server	High	Strong	Fan actions triggered by temp need to stay within certain range


Impact on the Trifecta for Industrial SSD Robustness: Endurance, Temperature Resilience & Data Integrity

Endurance


- 5K+ P/E cycles in Native TLC
- 100K+ P/E cycles in pSLC mode



125°C Operating Cross-Temp Range with Robust FW Error-Handling



Mission-Critical Environment & Reliability Assessment





Mechanical Challenges & Considerations




Mechanical Challenges & Considerations: PCB Design and Thermal Assessment

IR Drop analysis and Power Drop simulation in PCB design

- ❑ Power drop simulation to identify the amount of electric power produced or consumed when electric current flows throughout the voltage drop.
- ❑ Locate current and temperature hot spots to avoid the risk of failure

Optimizing PCB Layout and Component Placement


- ❑ Engineers adjust the layout circuits, wire thickness, and the qty/position of through holes.
- ❑ Minimize IR drop, Improve Performance, Signal Integrity, and Power/heat Distribution efficiency





Cadence Power DC

Useful Thermal Management System for Mechanical design at assigned thermal/flow environment

- ❑ Preventing overheating issues
- ❑ Understanding the environmental effect and the mechanical design influence of heat dissipation





Ansys ICEPAK for Chamber Design



Ansys ICEPAK for U.2 Housing Design

Environment Testing & Thermal Enhancement Options




	Heat Dissipation Solution		
Type	Copper Foil	4 mm Heatsink	8 mm Heatsink
Length	L: 80 mm	L: 80 mm	L: 80 mm
Width	W: 22 mm	W: 24.4 mm	W: 24.4 mm
Height	3.9 mm	4 mm: 8.3 mm	8 mm: 12.3 mm
Material	Copper	Upper: Aluminum alloy Bottom: Stainless steel	Upper: Aluminum alloy Bottom: Stainless steel
Suitability	Limited space	Enough space for effective heat dissipation	


NOTE: Images were taken at Room temp./450 LFM, 100% Sequential write after 30 mins test.




Copper Foil Heatsink



4 mm Fin-Type Heatsink




8 mm Fin-Type Heatsink





Engineering Validation- Managing Heat While Keeping Performance

Dynamic Thermal Throttling

Verifies the balance between performance and temperature by firmware mechanism continuously detecting device temperature and adjusting the pace.



Staying COOL




(Ta: 55°C & Airflow: 600 LFM)

ATP auto power measurement

Automatically detects power data with other key elements in one diagram.

- Avg./Max. Current (mA)
- Read/Write Performance (MB/s)
- Avg. Response time (ms)
- Device Temp. (°C)
- Controller Temp. (°C)



- When the composite temperature increases due to activity, the SSD's NAND flash controller slows performance due to thermal throttling
- The max. composite temp. of NVMe SSD is reduced, and the performance is steady with optimized FW algorithm.

Environment/Testing Challenges & Considerations



Environment/Testing Challenges & Considerations

■ Environment Dependent Adversity


- ❑ Temperature extremes/Heat generated by SSDs
- ❑ Mechanical shock & vibration

■ Endurance/Reliability Assessments

- ❑ User and market models may influence endurance requirements
- ❑ Endurance is operating temperature dependent

JESD312 Endurance Requirements

Characteristic	Personal Auto	Professional Auto
Years of Operation	15	8
Days per year of use	344	365
Average Hours per Day of Use	3	12
Nominal temperature, power on, active use	55°C	55°C
Nominal temperature, power off	30°C	30°C



■ Use Automotive Applications as an Example

- ❑ life span of automotive SSD assessment is difficult
- ❑ TBW rating decreases in the higher temperature range
- ❑ TBW/DWPD requirements during the life span of a drive highly depends on temperature rating and personal or professional auto scenario

PCIe SSD Robustness in Cross-Temp Applications

Design Validation & Testing for Mission-Critical Applications

Fields with Mission-Critical Applications require


- Thermal Design/Product Characterization and Specification Validation
- Achieve Design Reliability with Extensive Testing




Thermal Design/Product Characterization and Specification Validation



MTBF & End-Of-Life-Testing



PCBA Solderability Validation




Four-Corner Cycling Tests



Cross-Temp Reliability Assessments


Environment Dependent Adversity

- Qualification Tests to Validate Product Robustness
- Multiple factors combined with cross temp applications
 - Accelerated environment stress test
 - THB Temperature humidity bias/TC temperature cycle/HTSL high temp storage life
 - Accelerated lifetime simulation tests
 - HTOL high temp operating life/ELFR Early life Failure Rate/EDR Endurance data retention...



Temp Cycles to Ensure Solderability

- Thermal Cycling Test: temp cycles between 0°C to 100 °C for 1000 cycles with designed ramp rate/dwell time
- Mechanical Shock & Vibration: with various shock patterns & waves
- Dye & Pry and Cross-Section Check: to examine potential damages



Temperature Reliability Assessments



Achieve Design Reliability with Extensive Testing

Actual drive-level testing to validate the rated MTBF value

Reliability demonstration test with decent sample size should be conducted to obtain MTBF, and should not just rely on reliability prediction software (such as Telcordia)

End-of-Life Testing with Proven UBER Value and Beyond

- ✓ Drives went through P/E cycle testing until end of life and beyond without UECC
- ✓ Retention Test at 10%, 100% and 120% EOL P/E cycle
- ✓ The cumulative TBW for all SSDs demonstrates UBER to be less than 1 Uncorrectable Read Error in 10^{17} bits read on SSD drive level





ATP Proprietary Coach-Gym Testing System for I-Temp testing (-40°C to 85°C)

	Ea	0.6eV		
	T _{STRESS} High	72°C		
	T _{STRESS} Low			
	Sample Size	T _{STRESS} (hours)	AF	T _{USE} (hours)
	432	1555	2.84	1,910,181
	T _{STRESS} Hours:	671,760		
	T _{USE} Hours:			1,910,181
	Choose Confidence Level >>	60%		
	Failures	X ²		MTBF @ 55°C
	0	1.83		2,084,689
	1	4.04		944,553
	2	6.21		615,120
	3	8.35		457,500
	4	10.47		364,774
	5	12.58		303,593

Cross-Temp Reliability Assessments

■ 4 Corner Testing

□ based on temperature cycle and high/low voltage combined with temp extremes to better simulate actual environment



□ Power cycling test/sudden power off recovery test should be conducted in temperature extremes

Component Level Reliability

Comprehensive NAND Flash Testing at Temp Extremes

NAND Flash IC Screening




Illustration of Blocks/ICs in a module device

- Good Blocks / Qualified Blocks identified for your application
- Weak Blocks / Blocks that are not qualified and screened out



Comprehensive NAND Flash Testing at Temp Extremes



- ✓ Prevents products from failing before specified end of life across the industrial temperature range and across various embedded/industrial usage cases
- ✓ Direct and complete NAND flash quality control (Typically masked under the NAND flash controller error correction engine)
- ✓ Identifies qualified/unqualified blocks intended for your application using stress accelerants such as temperature, power/voltage and other factors

■ Other Considerations

- Component derating for all components used on an SSD should be assessed to ensure enough design guard band

Firmware Challenges & Considerations

Cross Temperature Challenges: Program and Read data @ Cross Temp.



Increasing Errors
 Program @low temp
 Read @high temp

W. Program Data @ 0°C
 R. Read Data @ Constant Temp. after 16 Hours
 R. Read Data Every 0.5 Hours

W. Program Data @ 70°C
 R. Read Data @ Constant Temp. after 16 Hours
 R. Read Data Every 0.5 Hours


(Pre-cycle: 100 P/E cycles)

Program @ 0C	Read @ 0°C	Read @20°C (1 hour)	Read @ 40°C (2 hours)	Read @ 60°C (3 hours)	Read @ 70°C (4 hours)	Keep constant 70°C for 16hrs
UECC (ECC threshold 72bits/1KB)	N/A	N/A	747	2259	5320	10869
Program @ 70C	Read @70°C	Read @ 60°C (1 hour)	Read @ 40°C (2 hours)	Read @ 20°C (3 hours)	Read @ 0°C (4 hours)	Keep constant 0°C for 16hrs
UECC (ECC threshold 72bits/1KB)	N/A	N/A	N/A	N/A	N/A	1



Cross Temperature Challenges: Significant Vth shift when flash is close to end-of-life

Require Robust Error-Handling Algorithm for Cross-Temperature Environments




Vth distributions shift as the temperature changes significantly

Fresh NAND (1 P/E cycle) → End of life NAND (100% P/E cycle)

ATP's use of known-good-die (KGD) industrial-grade NAND Flash ensures minimal impact from cross-temperature variations in the initial state.

Without Error Handling
Errors in NAND Flash begin to rise as it approaches the end of its operational life.


With Cross Temp. Error Handling
As NAND Flash nears the end of its life, implementing a robust error-handling mechanism is vital for minimizing errors and preserving data integrity.



Error Handling Mechanism – Auto Read Calibration

- Optimized reference voltage**


- 1) **Read Retry** is not enough.
- 2) We need sophisticated **Auto Read Calibration**.



Example:

Radio Channel @ 93.6kHz without noise

No Noise = No UECC = Data Integrity



	w/o ARC @high temp.	w/ ARC @high temp.	w/ ARC @low temp.
Card 1	383	0	0
Card 2	77	0	0
Card 3	5	0	0
Remarks	RTBB = UECC = Data Corruption	No RTBB: error bits are recovered by ARC at high temp. =Data Integrity	No RTBB: error bits are recovered by ARC at low temp. = Data Integrity

NOTE: Read Retry is implemented as default to compare ARC

*RTBB: Run time bad block

**UECC: Uncorrectable ECC


Conclusions

Conclusions


- The cross-temp impact on the endurance, temperature resilience, and data integrity for Industrial SSD Robustness is intricate; all aspects from HW design level, engineering validation, FW error handling need to be considered.
- The PCIe SSD Robustness in cross temp applications may be achieved through:
 - Mechanical: Start right from PCB design simulation to pinpoint potential area of excessive heat in circuit design, followed by thermal simulation to know the mechanical design influence of heat dissipation; for application specific scenario, customized solution may be formed through HS solutions and thermal throttling in chamber testing so as to choose heat sink solution to maximize performance
 - Temp related reliability testing: achieve design reliability with extensive testing, which includes actual drive-level testing in chamber to validate the rated MTBF values, end of life (EOL) testing, solderability under temp cycles, 4-corner testing for mission critical applications, etc.
 - Firmware: through FW auto read calibration mechanism, error bits are recovered at high temp and enhance data Integrity; the method of error handling is proven effective at high temp.

For More Information on ATP Electronics


Visit our website: www.atpinc.com



Follow us on LinkedIn



Subscribe to our newsletter



Thank you!