Case study of Optimized CXL platforms for

AI/ML Check Points

Presenter:



Sathish Kumar M Associate Technical Director Samsung Semiconductor Inc



Ratish Gopinath

Associate Staff Engineer

Samsung Semiconductor Inc



Arun V Pillai Senior Staff Engineer Samsung Semiconductor Inc



Agenda

- Background
- CXL and use cases
- CXL Ecosystem in AI/ML Infra
- CXL Direct access
- CNN Ecosystem Comparison
- Case study Results
- Summary



Data Growth vs Processor Scaling





CXL Industry Trends

- CPU to reach data much faster and closer
 - 500x faster
- Many Industry usecases





CXL Use cases



CXL Ecosystem in AI/ML Infrastructure

- Conventional infrastructure:
 - CPU + GPU + Memory + SSD
 - Memory is limited
 - Long CPU waiting for read/write

- CXL infrastructure:
 - CPU + GPU + Memory + CXL memory devices + SSD
 - CXL brings
 - More memory
 - Dynamic expansion



All Rights Reserved

CXL - DAX access



CXL Type 3 Memory device

DAX(Direct Access) File System:

- Memory is byte oriented
- Byte level access
 - CXL memory/Persistent memory
- Dual benefit
 - CXL + DAX

CXL Memory provisioning:

- 1. Create namespace using '**ndctl'** on the CXL memory
- 2. Create xfs filesystem
- 3. Mount with '-o dax' option

Applications can use mounted DAX file system directly



CNN Ecosystem Comparison

- U-Net: Convolutional Neural Networks for Biomedical Image Segmentation
 - Brain tumor image segmentation for the MRI 3D-scan images
 - High In-Memory computing and large checkpoints
 - Focus on checkpoints on the low latency device





Source : https://lmb.informatik.uni-freiburg.de/people/ronneber/u-net/

Check Points(CP)

- Safeguards intermediate models
- CP size increases with complexity

Study Results

Checkpoint Timing(secs)



NVMe SSD DAX CXL

Training Time Efficiency : NVMe SSD vs DAX CXL



| Sample data Set details | | |
|-------------------------------------|-----------|--|
| Image Size | 32 x 32 | |
| Volume slices taken from each image | 3 [63-66] | |
| Scale factor | 32 | |
| Dataset size | 13GB | |



Summary

- Saving Checkpoint in CXL memory reduces the training time
- Disaggregated CXL infra helps to reduce the TCO
 - Memory will be pooled across AI/ML infrastructure
 - CXL memory can be reused across systems and applications
 - Memory infra can be scaled in terms of capacity and bandwidth

Future work:

• Experiment the checkpoint latency with LLM applications



Enhancement of Functional code Coverage in UVM-based verification environment using LLM-based model



Ramya B T Senior Staff Engineer

Samsung Semiconductor Inc



Harshit Sharma

Student Trainee

Samsung Semiconductor Inc



Sairam Jujjarapu Associate Staff Engineer Samsung Semiconductor Inc



Sachin Suresh Upadhya Senior Staff Engineer

Samsung Semiconductor Inc







Keerthi Kiran J

Director

Samsung Semiconductor Inc



Kyungmin Kim

Principal Engineer

Samsung Electronics



Sathish Kumar M Associate Technical Director Samsung Semiconductor Inc

Agenda

- Background and Purpose
- Proposed Solution
- Architecture
- Experimental setup
- Execution and Results
- Conclusion



Background and Purpose

- UVM (Universal Verification Methodology)
 - Standardized methodology for verifying digital designs
 - Provides a mechanism for building functional test benches for achieving 100% functionality coverage
- Types of testing
 - Random testing
 - Directed testing
 - Coverage-driven testing

- Drawbacks: Though randomization is supported in UVM,
 - It takes time to achieve a 100% coverage
 - Manual effort is needed to identify coverage holes and write directed tests to cover them





• ML-based tools can be good for this purpose to reduce manual effort and achieve high coverage



Proposed Solution

- Python-based script shall generate the prompt for the model
 - Prompt shall be specific and exhaustive enough to enable the model to generate the tests
- Pre-trained LLM model
 - Model used shall be pre-trained with system verilog syntaxes and UVM rules/keywords and UVM TB building
 - Automates the process of test generation in UVM environment
 - Target to achieve higher code coverage by generating sequences
 - Deepseek LLM is chosen for this solution. Model is pre-trained to learn the UVM sequences and testcase generation mechanism
- The generated test shall be run on DUT (Device Under Test) with UVM for coverage
- The coverage holes after UVM randomization can be aimed to be covered with the proposed model



Architecture of proposed solution



from random import randint, choice import random from pathlib import Path

file = Path("script.txt")
if file.is_file():
 raw = open("script.txt", "r+")
 raw.seek(0)
 raw.truncate()
 raw.close()

UVM_read_test=input("Enter the UVM testcase class name ") UVM_test_base_class=input("Enter the base class name ") UVM_read_seq=input("The UVM_read_test should call the UVM_



- Script \rightarrow Python-based script to generate the prompt for LLM
- Prompt \rightarrow Instructions for LLM with minimal details for test_list
- Pre-trained LLM → Deepseek model used to generate the test_list
- Test_list \rightarrow Test with args
- UVM \rightarrow Methodology to execute the test and generate coverage report

Functional block diagram

UVM



UVM testbench has the test_list that combines the regression tests with which majority of coverage can be achieved

Pre-trained LLM



 \boldsymbol{x}_i is the input code snippet and \boldsymbol{y}_i is generated output code

Each decoder block contains masked self attention, Layer normalization and fully connected layer



Experimental setup

| SI No | Item | Configuration |
|-------|-------------------------|---|
| 1 | DUT | NAND Behavioral model |
| 2 | ТВ | Basic UVM testbench |
| 3 | Tool for test execution | xrun |
| 4 | LLM | Deepseek-coder-6.7b-instruct Reference : <u>https://huggingface.co/deepseek-</u> <u>ai/deepseek-coder-6.7b-instruct</u> |



Execution and Results : Example 1

we gave the code of mem_seq_item, write_read _sequence, and mem_write_read_test as input and asked the model to trigger the scenario in which write to address 0 is followed by write to address 1 followed by reads for the same address and the model is able to understand all the input code and the instructions and able to update read write sequence by creating new read/write sequences with specified address and random input data to write.

text1 = "1) The following is sequence item, class mem seq item extends uvm sequence item; \n//------\n//data and

\n`uvm_object_utils_begin(mem_seq_item)\n`uvm_field_int(addr,UVM_ALL_ON)\n`uvm_field_int(wr_en,UVM_ALL_ON)\n`uvm_field_int(rd_en,UVM_ALL_ON)\n

------\nfunction new(string name = 'write_read_sequence');\nsuper.new(name);\nendfunction\nvirtual task body();\n`uvm_do_with(req, {req.wr_en==1;})\n`uvm_do_with(req,{req.rd_en==1;})\nendtask \nendclass. 3)The following is write read test\n, class mem_wr_rd_test extends \n write read sequence seq;\n//-----\n// constructor\n//------

-----\nfunction new(string name = 'mem_wr_rd_test',uvm_component parent=null);\n super.new(name,parent);\n endfunction : new\n//----------\nvirtual function void build phase\n//------\nvirtual function void build phase(uvm phase

build_phase\n//-----\n// run_phase - starting the test\n//-----\n task run_phase(uvm_phase phase);\nphase.raise_objection(this);\nseq.start(env.mem_agnt.sequencer);\n phase.drop_objection(this);\n//set a drain-

text=text1+"\n You are an expert system verilog programmer who can understand the above sequence ,test completely.Modify the code to trigger following scenario: write to address 0 followed by write to address 1 followed by reads for the same addresses, don't explain anything just

phase);\nsuper.build_phase(phase);\n// Create the sequence\n seq = write_read_sequence::type_id::create('seq');\n endfunction :

time for the environment if desired \nphase.phase_done.set_drain_time(this, 50); \nendtask : run_phase \n endclass : mem_wr_rd_test"

\n//constaint, to generate any one among write and read\n//-----\nconstraint wr rd c { wr en != rd en; };

Instruction

Prompt

class write_read_sequence extends uvm_sequence#(mem_seq_item);

wr_en;\nrand bit

rd_en;\nrand bit [7:0]

function new(string name = 'write_read_sequence'); super.new(name); endfunction

wdata;\nbit [7:0] rdata;\n//-----

control fields\n//-----\n rand bit [1:0] addr;\nrand bit

```systemverilog

-----\nfunction new(string name = 'mem\_seq\_item');\nsuper.new(name);\nendfunction\//----

`uvm\_object\_utils(write\_read\_sequence)

\nendclass . 2) The following is write read sequence, class write\_read\_sequence extends uvm\_sequence#

```
virtual task body();
`uvm_do_with(req,{req.wr_en==1; req.addr==0; req.wdata==8'h00;})
`uvm_do_with(req,{req.wr_en==1; req.addr==1; req.wdata==8'h00;})
`uvm do with(req,{req.rd en==1; req.addr==0;})
`uvm_do_with(req,{req.rd_en==1; req.addr==1;})
endtask
endclass
```

Output sequence



give the output."



# Execution and Results : Example 2 (1/2)

 we gave the code of mem\_seq\_item, write\_read \_sequence, and mem\_write\_read\_test as input and asked the model to give the sequence and test code trigger the scenario in which write to address 0 is followed by write to address 1 followed by reads for the same address and the model is able to understand all the input code and the instructions and able to update read\_write\_sequence by creating new read/write sequences with specified address and random input data to write.

Instruction



text=text1+"\n You are an expert system verilog programmer who can understand the above sequence ,test completely.Give me the sequence and test code to trigger following scenario: write to address 0 followed by write to address 1 followed by reads for the same addresses ,don't explain anything just give the output."







## Execution and Results : Example 2 (2/2)





### Conclusion

- Deepseek is trained on multiple programming languages as well as UVM framework
- With few shot learning and various prompt inputs, it is possible to generate the output. So, instruction fine-tuning may not be required (unlike other ML tools).
- The model shall help verification engineers to automate sequence, thus making their work easier and reducing the amount of time required to create individual sequences.
- Proposed model can also be extended to generate an *optimized* regression testlist and directed testcases for achieving coverage goals

Future work:

• Research to make the model analyze the coverage report and auto-generate the test sequences to achieve the coverage goals



# THANK YOU !

