FMS 2024: the Future of Memory and Storage

Methodologies, Workloads, and Tools for Processing-in-Memory: Enabling the Adoption of Data-Centric Architectures

Geraldo F. Oliveira

(https://geraldofojunior.github.io/)

Onur Mutlu

ETHzürich

Brief Self Introduction

• **Geraldo F. Oliveira**

- Researcher @ SAFARI Research Group since November 2017
- Soon, I will defend my PhD thesis, advised by Onur Mutlu
- <https://geraldofojunior.github.io/>
- [geraldofojunior@gmail.com](mailto:agyaglikci@gmail.com) (best way to reach me)
- https://safari.ethz.ch

• **Research in:**

- Computer architecture, computer systems, hardware security
- Memory and storage systems
- Hardware security, safety, predictability
- Fault tolerance
- Hardware/software cooperation

- …

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Data Movement Bottlenecks (1/2)

Data movement bottlenecks happen because of:

- Not enough data **locality** \rightarrow ineffective use of the cache hierarchy
- Not enough **memory bandwidth**
- High average **memory access time**

Data Movement Bottlenecks (2/2)

Processing-in-Memory: Taxonomy

Two main approaches for Processing-in-Memory:

- 1 **Processing-***near***-Memory**: PIM logic is added to the same die as memory or to the logic layer of 3D-stacked memory
- 2 **Processing-***using***-Memory**: uses the operational principles of memory cells to perform computation

Processing-in-Memory: Challenges

The lack of tools and system support for PIM architectures limit the adoption of PIM system

To fully support PIM systems, we need to develop:

- 1 **Workload characterization methodologies and benchmark suites targeting PIM architectures**
- 2 **Frameworks that can facilitate the implementation of complex operations and algorithms using PIM primitives**
- 3 **Compiler support and compiler optimizations targeting PIM architectures**
- 4 **Operating system support for PIM-aware virtual memory, memory management, data allocation and mapping**
- 5 **Efficient data coherence and consistency mechanisms**

In this Work

- 1 **Workload characterization methodologies and benchmark suites targeting PIM architectures**
- 2 **Frameworks that can facilitate the implementation of complex operations and algorithms using PIM primitives**
-
-
-

SAFARI

9

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Identifying Memory Bottlenecks

- Multiple approaches to identify applications that:
	- suffer from data movement bottlenecks
	- take advantage of NDP
- Existing approaches are not comprehensive enough

The Problem

- Multiple approaches to identify applications that:
	- suffer from data movement bottlenecks
	- take advantage of NDP

No available methodology can comprehensively:

- **Fidentify** data movement bottlenecks
	- **correlate** them with the **most suitable** data movement mitigation mechanism

Our Goal

- **Our Goal:** develop a methodology to:
	- − methodically identify sources of data movement bottlenecks
	- − comprehensively compare compute- and memorycentric data movement mitigation techniques

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Methodology Overview

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Step 1: Application Profiling

- We analyze 345 applications from distinct domains**:**
- Graph Processing
- Deep Neural Networks
- Physics
- High-Performance Computing
- Genomics
- Machine Learning
- Databases
- Data Reorganization
- Image Processing
- Map-Reduce
- Benchmarking
- Linear Algebra

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Step 2: Locality-Based Clustering

 1.00

Step 2: Locality-Based Clustering

We use K-means to cluster the applications across both

spatial and temporal and temporal and temporal departure of the spatial locality The closer a function is to the **bottom-left corner**

 $1.00 -$

→ less likely it is to **take advantage** of

applications (in orange)

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Memory Bottleneck Class

Memory Bottleneck Class

High AI High MPKI Low **1b:** *DRAM Latency* **IOV** lok i a t **I MOVEMENT BOTTIENECKS** $\overline{}$ GERALDO F. OLIVEIRA^{®1}, JUAN GÓMEZ-LUNA^{®1}, (Member, IEEE), LOIS OROSA¹, (Member, IEEE),
SAUGATA GHOSE^{®2}, (Member, IEEE), NANDITA VIJAYKUMAR³, IVAN FERNANDEZ^{1,4}, MOHAMMAD SADROSADATI¹, AND ONUR MUTLU^{®1}, (Fellow, IEEE) ¹Department of Information Technology and Electrical Engineering (D-ITET), ETH Zürich, 8092 Zürich, Switzerland University of Illinois Urbana–Champaign, Champaign, IL 61801, University of Toronto, Toronto, ON M5S 2B1, Canada
University of Toronto, Toronto, ON M5S 2B1, Canada
ure University of Malaga 29016 Málaga Spain ³Department of Computer Science, University of Toronto, Toronto, ON M5S 2B1, Canada ⁴Department of Computer Architecture, University of Malaga, 29016 Málaga, Spain Corresponding author: Geraldo F. Oliveira (geraldod@inf.ethz.ch) LFMR **<https://arxiv.org/abs/2105.03725>**MPKI AI 25 SAFA

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

DAMOV is Open-Source

• We open-source our benchmark suite and our toolchain

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing.

The DAMOV benchmark suite is the first open-source benchmark suite for main memory data movement-related studies, based on our systematic characterization methodology. This suite consists of 144 functions representing different sources of data movement bottlenecks and can be used as a baseline benchmark set for future datamovement mitigation research. The applications in the DAMOV benchmark suite belong to popular benchmark suites, including BWA, Chai, Darknet, GASE, Hardware Effects, Hashjoin, HPCC, HPCG, Ligra, PARSEC, Parboil, PolyBench, Phoenix, Rodinia, SPLASH-2, STREAM.

Releases

No releases published Create a new release

Packages

No packages published Publish your first package

Languages

DAMOV is Open-Source

Benchmark

SAFARI

• We open-source our benchmark suite and our toolchain

Get DAMOV at:

<https://github.com/CMU-SAFARI/DAMOV>

28

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

Inside a DRAM Chip

DRAM Cell Operation

DRAM Cell Operation (1/3)

DRAM Cell Operation (2/3)

DRAM Cell Operation (3/3)

RowClone: In-DRAM Row Copy (1/2)

RowClone: In-DRAM Row Copy (2/2)

Triple-Row Activation: Majority Function

Triple-Row Activation: Majority Function

Ambit: In-DRAM Bulk Bitwise AND/OR

V. Seshadri et al., "*Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology"*, MICRO, 2017

The Capability of COTS DRAM Chips

We **demonstrate** that **COTS DRAM chips:**

Can **simultaneously activate** up to **1 48 rows** in **two neighboring subarrays**

Can perform **NOT operation 2** with up to **32 output operands**

3 AND, NAND, OR, and NOR operations

The Capability of COTS DRAM Chips

We **demonstrate** that **COTS DRAM chips:**

Functionally-Complete Boolean Logic in Real DRAM Chips:

Experimental Characterization and Analysis

Ismail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı

Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

ETH Züric

Processing-using-DRAM (PuD) is an emerging paradigm that leverages the analog operational properties of DRAM circuitry to enable massively parallel in-DRAM computation. PuD
has the potential to significantly reduce or eliminate costly
has the potential to significantly reduce or eliminate costly
data movement between processing elem (COTS) DRAM chips. Yet, demonstrations on COTS DRAM chips do not provide a functionally complete set of operations (e.g., NAND or AND and NOT).

systems and applications $[12, 13]$. Processing-using-DRAM (PuD) [29–32] is a promising paradigm that can alleviate the

pose modifications to the DRAM circuitry [29-31, 33, 35, 36, 43, 44, 46, 48–58]. Recent works [38, 41, 42, 45] experimentally

or AND and NOT).
 Can perform up to 16-input
 <https://arxiv.org/pdf/2402.18736.pdf>

PuM: Prior Works

• DRAM and other memory technologies that are capable of performing **computation using memory**

Shortcomings:

- Support **only basic** operations (e.g., Boolean operations, addition)
	- Not widely applicable
- Support a **limited** set of operations
	- Lack the flexibility to support new operations
- Require **significant changes** to the DRAM
	- Costly (e.g., area, power)

PuM: Prior Works

• DRAM and other memory technologies that are capable of performing **computation using memory**

Shortcomings:

• Support **only basic** operations (e.g., Boolean operations, addition)

• Require **significant changes** to the DRAM

recu a framework that alus general **Need a framework that aids general adoption of PuM, by:**

- **- Efficiently implementing complex operations**
- Lack the flexibility to support new operations **- Providing flexibility to support new operations**

- Costly (e.g., area, power)

- Not widely applicable

Goal: Design a PuM framework that

- Efficiently implements complex operations
- Provides the flexibility to support new desired operations
- Minimally changes the DRAM architecture

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

SIMDRAM: PuM Substrate

• SIMDRAM framework is built around a DRAM substrate that enables two techniques:

(1) Vertical data layout

most significant bit (MSB)

least significant bit (LSB)

Pros compared to the conventional horizontal layout:

- Implicit shift operation
- Massive parallelism

(2) Majority-based computation

A B Cout Cin MAJ Cout= AB + ACin + BCin

Pros compared to AND/OR/NOTbased computation:

- Higher performance
- Higher throughput
- Lower energy consumption

SIMDRAM Framework

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Evaluation

System Integration

Efficiently transposing data

Programming interface

Handling page faults, address translation, coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

More in the Paper

SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM

*Nastaran Hajinazar^{1,2} *Geraldo F. Oliveira¹ Sven Gregorio 1 João Dinis Ferreira¹ Nika Mansouri Ghiasi¹ Minesh Patel¹ Mohammed Alser¹ Saugata Ghose³
Juan Gómez-Luna¹ Onur Mutlu¹
¹ETH Zürich ²Simon Fraser University ³University of Illinois at Urbana–Champaign ¹ETH Zürich ²Simon Fraser University

Handling page faults, address translation, coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

Outline

1. Introduction

2. Identifying Memory Bottlenecks

Methodology Overview

Application Profiling

Locality-Based Clustering

Memory Bottleneck Analysis

DAMOV Benchmark Suite

3. Enabling Complex Operations using DRAM

SIMDRAM Framework

System Integration

Methodology: Experimental Setup

• **Simulator:** gem5

• **Baselines:**

- A multi-core CPU (Intel Skylake)
- A high-end GPU (NVidia Titan V)
- Ambit: a state-of-the-art in-memory computing mechanism
- **Evaluated SIMDRAM configurations** (all using a DDR4 device):
	- **1-bank:** SIMDRAM exploits 65'536 SIMD lanes (an 8 kB row buffer)
	- **4-banks:** SIMDRAM exploits 262'144 SIMD lanes
	- **16-banks:** SIMDRAM exploits 1'048'576 SIMD lanes

Methodology: Workloads

Evaluated:

- 16 complex in-DRAM operations:
	-
	- Addition/Subtraction ReLU
	- Reduction
	- Absolute **Predication**
		-
	- BitCount AND-/OR-/XOR-
	- Equality/ Greater/Greater Equal Division/Multiplication

- 7 real-world applications
	- BitWeaving (databases) LeNET (Neural Networks)
	-
	-
- - TPH-H (databases) VGG-13/VGG-16 (Neural Networks)
	- kNN (machine learning) brightness (graphics)

Throughput Analysis

Average normalized throughput across all 16 SIMDRAM operations

SIMDRAM significantly outperforms

all state-of-the-art baselines for a wide range of operations

Energy Analysis

Average normalized energy efficiency across all 16 SIMDRAM operations

 \Box SIMDRAM - 1 Bank \Box SIMDRAM - 4 Banks \Box SIMDRAM - 16 Banks

SIMDRAM is more energy-efficient than

all state-of-the-art baselines for a wide range of operations

Real-World Application

Average speedup across 7 real-world applications

 \Box SIMDRAM - 1 Bank \Box SIMDRAM - 4 Banks \Box SIMDRAM - 16 Banks

SIMDRAM effectively and efficiently accelerates many commonly-used real-world applications

In this Work

-
-
- 3 **Compiler support and compiler optimizations targeting PIM architectures**
-
-

MIMDRAM: Programmer-Transparent PuM

• MIMDRAM: a hardware/software co-designed PuM

Goal

SAFARI

Transparently:

extract SIMD parallelism from an application, and schedule PUD instructions while maximizing utilization

Three new LLVM-based passes targeting PUD execution

58

MIMDRAM: Programmer-Transparent PuM

• MIMDRAM: a hardware/software co-designed PuM

59

In this Work

-
-
-
- 4 **Operating system support for PIM-aware virtual memory, memory management, data allocation and mapping**

PUMA: Low-Cost Data Allocation & Alignment

- PUMA: a flexible memory allocation mechanism that
	- allows programmers to have control over physical memory allocation
	- enables PUD execution from the operating system viewpoint

PUMA: Low-Cost Data Allocation & Alignment

• PUMA: a flexible memory allocation mechanism that - allows programmers to have control over physical memory allocation

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for **Processing-Using-Memory Architectures**

- enables Publication from the operation from the operation from the operation \mathbf{p}

Geraldo F. Oliveira

Emanuele G. Esposito

Juan Gómez-Luna

Onur Mutlu

ETH Zürich

1. Motivation & Problem

Processing-in-memory (PIM) $[1-12]$ is a promising paradigm that aims to alleviate the ever-growing cost of moving data back and forth between computing (e.g., CPU, GPU, accelerators) and memory (e.g., caches, main memory, storage) elements. In PIM architectures, computation is done by adding logic units near memory arrays, i.e., processing-nearWe observe that (i) independently of the allocation size for input operands, using malloc and posix_memalign memory allocators results in 0% of the operations being executed in the PUD substrate due to data misalignment; and (ii) for large-enough allocation sizes (e.g., 32 Kb), only up 60% of the PUD operations that use huge pages-based memory allocation can successfully be executed in DRAM.

<https://arxiv.org/pdf/2403.04539>

In this Work

The lack of tools and system support for PIM architectures limit the adoption of PIM system

To fully supportt PIM systems, we need to develop:

- 1 **Workload characterization methodologies and benchmark suites targeting PIM architectures**
- 2 **Frameworks that can facilitate the implementation of complex operations and algorithms using PIM primitives**
- 3 **Compiler support and compiler optimizations targeting PIM architectures**
- 4 **Operating system support for PIM-aware virtual memory, memory management, data allocation and mapping**
- 5 **Efficient data coherence and consistency mechanisms**

PIM Review and Open Problems

A Modern Primer on Processing in Memory

Onur Mutlu^{a,b}, Saugata Ghose^{b,c}, Juan Gómez-Luna^a, Rachata Ausavarungnirun^d

SAFARI Research Group

 a ETH Zürich ^bCarnegie Mellon University ^c University of Illinois at Urbana-Champaign ^dKing Mongkut's University of Technology North Bangkok

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, **["A Modern Primer on Processing in Memory"](https://people.inf.ethz.ch/omutlu/pub/ModernPrimerOnPIM_springer-emerging-computing-bookchapter21.pdf)** *Invited Book Chapter in [Emerging Computing: From Devices to Systems -](https://people.inf.ethz.ch/omutlu/projects.htm) Looking [Beyond Moore and Von Neumann](https://people.inf.ethz.ch/omutlu/projects.htm)*, Springer, 2023

FMS 2024: the Future of Memory and Storage

Methodologies, Workloads, and Tools for Processing-in-Memory: Enabling the Adoption of Data-Centric Architectures

Geraldo F. Oliveira

(https://geraldofojunior.github.io/)

Onur Mutlu

ETHzürich

