



ULTRARAM[™]: Progress and prospects

Professor Manus Hayne Chief Scientific Officer, Quinas Technology Ltd





Outline

- Introduction to ULTRA**RAM**™
- Progress and challenges (scaling, arrays)
- Prospects







Introduction to ULTRARAMTM







ULTRA**RAM**[™] concept

US10243086B2, US11929120B2 + pending

- Floating gate memory (like flash)
- Compound semiconductor based
- High-mobility InAs channel
- Grown on silicon substrates
- Oxide tunnelling barrier is replaced by a

Triple barrier resonant tunnelling structure (TBRT)

the Future of Memory and Storage



ULTRA**RAM**™ cell

Charge retention (no bias)





FICIENT

Program and erase (≤2.5 V)



blocking barrier



Lane and Hayne, IEEE Trans. Electron Devices **67**, 474 (2020). Lane and Hayne, J. Phys. D: Appl. Phys. **54**, 35104 (2021).



the Future of Memory and Storage

Program and **erase** (≤2.5 V)

Erase (E) cycle: remove electrons from the floating gate V_{cG-s} < -2.5 V



Lane and Hayne, IEEE Trans. Electron Devices **67**, 474 (2020). Lane and Hayne, J. Phys. D: Appl. Phys. **54**, 35104 (2021).

the Future of Memory and Storage



blocking barrier

oxide



Key ULTRA**RAM**[™] features



- Charge-based memory, like DRAM, flash, SRAM (99% of market)
- Lowest switching energy (½*CV*²: low capacitance, low voltage)
- Very robust charge storage
 (unaffected by material defects, TBRT variations, temperature, light...)







JLTRA-EFFICIENT MEMORY



Progress and challenges





ULTRA**RAM**[™] arrays

- Under active development
 - 4/16, 16/64 bare arrays
 - FEI logic for decoding (pat. pending)
 - Then 256, 256², 256² x 16, etc. decoded arrays
- Architecture (NOR-like) well understood
- Main challenge is 0/1 contrast ratio, which is << than the 10⁵ predicted







ULTRA**RAM**[™] scaling



15 nm Al₂O₃ (ALD) 10 nm InAs **floating gate**

InAs<mark>/AISb</mark> TBRT

10 nm n-InAs channel

20 nm GaSb 8 nm AlSb barrier Dry etching to the <10 nm InAs channel is challenging, and over-etching is inevitable

This creates a large parasitic resistance that dampens 0/1 readout contrast









ULTRA**RAM**[™] scaling

The solution is to minimise the distance between channel contacts and the gate stack by insulating with a thin layer

An overlapping gate contact can further enhance conductivity in this small region, for the target device only





Device fabrication using this patentpending process is underway







Prospects







Beachhead ULTRA**RAM**[™] markets

While the ambition is to compete with DRAM, we are identifying applications that take advantage of ULTRA**RAM™'s** remarkable properties

- Ultralow energy consumption
- Very robust data storage
- Operation at high and/or the lowest temperature





We are also developing In-ULTRA**RAM**™ computing for analogue MAC operations in AI







the Future of Memory and Storage