Paul McLeod Director, Storage Systems Supermicro

Next Generation Storage Form Factors for Storage Systems

VERIE A

Transitions in Storage System Architectures





Embracing Emerging Standards

EDSFF and CXL

EDSFF E1.S, E3.S, and E3.L form factors, as well as AICs, have been integrated into the Compute Express Link® (CXL®) ecosystem, underscoring their utility in high-performance, high-capacity server environments promoting robust, scalable, and efficient designs.



SUPERMICE



Source: SNIA

Supermicro and storage form factors





Legacy Storage Bay Design (U.2)



Traditional backplane design limits airflow



PCBA trace limits PCIe bay definition in manufacture





The SFF-8639

drive connector has served the Industry very well and will continue for the foreseeable future!



EDSFF Storage Bay Design (E3.S)



EDSFF bay design optimizes airflow





Power, and device/bay management are the only traces on the PCBA



EDSFF Storage Bay Design (E3.S)





Gen5 EDSFF Petascale Platform Innovation

Superior Signal Integrity

- Mainboard direct connection to SFF-TA-1002 1C connectors/SSDs and reduce the backplane routing signal loss
- Reduce ~40% of the signal loss

• Better Air Flow

- No vertical backplane blocking the air flow
- ~ 75% increase in front opening
- ~ 20% improvement system CFM



E3.S SSD + EDSFF BPN

SUPERMICI





Gen5 EDSFF Petascale Platform Innovation

Purposed Built for New All-NVMe and Software-Defined Data Center

Unified Chassis

- Support
 - Intel DP and AMD UP
 - 1U up to 24 E1 SSD
 - 1U up to 16 E3 SSD and CXL
 - 2U up to 32 E3 SSD
- Less than 31" chassis depth

Balanced Architecture

- Front storage IO and rear networking
- Simplify' s NUMA, IO complexity



< 31" chassis depth



1U16, 1U24, 2U32 and CXL



AMD Single Processor



Intel Dual Processor



X13 & H13 Petascale All-Flash Highlight







Key Features

- Support dual Intel and single AMD single PCIe Gen5 Processor
- Support 1U E1.S and E3.S and 2U E3.3 TLC, QLC and CXL device and up to 1PB all flash in 2U
- Optimized thermal design with EDSFF design
- Balanced PCIe lanes for front SSD and rear IO design
- Up to 30M 4KB RR IOPS and 230+ GB/s 128KB SR BW.
- Target Solutions
 - High performance AI SDS building blocks
 - Virtualization & dense VDI
 - High performance object storage
 - Hyperconverged infrastructure
 - High performance CDN and video streaming





X14 Petascale Flexible Topology (DC-MHS)

Providing Balanced Storage and Networking Bandwidth in 1U and 2U Enclosure Design





X14 2U24 EDSFF E3.S & CXL Petascale Storage (DC-MHS)



DC-SCM





CXL (Type 3) Memory Expansion Use Cases



Capacity Expansion

- Adding memory while not adding server
- Memory capacity centric workloads (IMBD)

Bandwidth Expansion

- Performance improve by aggregate memory BW
- Memory BW centric workloads (AI)

Capacity and Bandwidth Expansion

- Combine #1 and #2 requirements
- Perf centric workload, Inference and LLM etc workloads

Tiered Memory

- Limited increase capacity/bandwidth w/ low cost CXL
- Tiering workloads (hot/cold tiering)

Memory Pooling

- Dynamic memory allocation in rack level
- Reduce DC or Rack TCO but increase latency

New CXL Memory Expansion Helps Data Center to Lower the TCO



Memory Workload Characterization



CXL Features Over Generations

CXL 3.0 Spec Feature Summary

AstCXL 1.0 / 1.1CXL 2.0CXL 3.0Iate20192020IH 2022rate32GTs32GTs64GTste (up to 32 GTs)✓✓✓yte (up to 64 GTs)✓✓✓pe 2 and Type 3 Devices✓✓✓ooling w/ MLDs✓✓✓rsistent Flush✓✓✓(Single-level)✓✓✓(Mutti-level)✓✓✓roop 226 byte flit)✓✓✓(pe 17 ype 2 devices per root portIntel : 5 th Gen Xeon AMD : Genoa & BergamoIntel : Xeon 6 AMD : Turin✓				
Hate20192020IH 2022rate326Ts326Ts646Tste (up to 32 GTs)···yte (up to 64 GTs)···pe 2 and Type 3 Devices···Pooling w/ MLDs···rsistent Flush···(Single-level)···(Multi-level)···nory access for peer-to-peer···(oherency (256 byte flit)···ype 1/Type 2 devices per root portIntel : 5 th Gen Xeon AMD : Genoa & BergamoIntel : Xeon 6 AMD : Turin·	Features	CXL 1.0 / 1.1	CXL 2.0	CXL 3.0
rate32GTs32GTs64GTste (up to 32 GTs)·········te (up to 32 GTs)·········yte (up to 64 GTs)·········pe 2 and Type 3 Devices·········ooling w/ MLDs·········risistent Flush·········risistent Flush·········(Single-level)·········(Kulti-level)·········(noneracy (256 byte flit)·········ype 1/Type 2 devices per root port·········pabilities (256 byte flit)Intel : 5 th Gen Xeon AMD : Genoa & BergamoIntel : Xeon 6 AMD : Turin···	Release date	2019	2020	1H 2022
te (up to 32 GTs) ✓ ✓ ✓ yte (up to 64 GTs) Image: Constraint of the second of the secon	Max link rate	32GTs	32GTs	64GTs
yet (up to 64 GTs)Intel : Sth Genoa & AMD : Genoa & AMD : Genoa & AMD : Genoa & BergamoIntel : Sth Genoa & AMD : TurinIntel : Sth Genoa & AMD : TurinIntel : Sth Genoa & AMD : Genoa & <b< td=""><td>Flit 68 byte (up to 32 GTs)</td><td>✓</td><td>\checkmark</td><td>\checkmark</td></b<>	Flit 68 byte (up to 32 GTs)	✓	\checkmark	\checkmark
Pooling w/ MLDs✓✓✓Pooling w/ MLDsImage: State of the state of th	ilit 256 byte (up to 64 GTs)			\checkmark
Pooling w/ MLDsImage: step of the step of	ype 1, Type 2 and Type 3 Devices	✓	\checkmark	\checkmark
Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image: sistent Flush Image	emory Pooling w/ MLDs		\checkmark	\checkmark
I (Single-level)I (Multi-level)I (Multi-level)I (Multi-level)I (Multi-level)I (Multi-level)I (Multi-level)I (Multi-level)I coherency (256 byte flit)I (Multi-level)I (Multi-level)I pabilities (256 byte flit)I (Multi-level)I (Multi-level)I mtel : 5 th Gen Xeon AMD : Genoa & BergamoIntel : Xeon 6 AMD : Turin	obal Persistent Flush		\checkmark	\checkmark
(Single-level) ✓ ✓ (Multi-level) Image: Single-level ima	L IDE		\checkmark	\checkmark
g (Multi-level) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer i coherency (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer i coherency (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer i coherency (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer i pabilities (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer pabilities (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer pabilities (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer Import access for peer-to-peer pabilities (256 byte flit) Import access for peer-to-peer Import access for peer-to-peer-to-peer Import access for peer-to-pee	vitching (Single-level)		\checkmark	\checkmark
emory access for peer-to-peer like like like like like like like like	ritching (Multi-level)			\checkmark
a coherency (256 byte flit) Intel : 5 th Gen Xeon AMD : Genoa & AMD : Turin Bergamo	ect memory access for peer-to-peer			\checkmark
sharing (256 byte flit) <a>Image: Sharing (256 byte flit) <a>Image	hanced coherency (256 byte flit)			\checkmark
Type 1/Type 2 devices per root port Intel : 5 th Gen Xeon Intel : Xeon 6 pabilities (256 byte flit) AMD : Genoa & AMD : Turin Bergamo Bergamo Intel : Xeon 6	mory sharing (256 byte flit)			\checkmark
pabilities (256 byte flit) Intel : 5 th Gen Xeon AMD : Genoa & AMD : Turin Bergamo	ultiple Type 1/Type 2 devices per root port			\checkmark
AMD : Genoa & AMD : Turin Bergamo	Fabric capabilities (256 byte flit)	Intel : 5 th Gen Xeon	Intel : Xeon 6	\checkmark
		AMD : Genoa & Bergamo	AMD : Turin	



Compute E×press Link™

Micron CXL CZ120 Partnership and Seeding Program

Supermicro in Partnership with Industry Leading Technology Companies Delivering Early Access to CXL

Introducing Micron CZ120 Memory Expansion Modules Delivering capacity, bandwidth, flexibility

128GB / 256GB

Up to 2TB incremental server capacity' supporting CXL 2.0

Up to 36GB/s² Up to 24% increased server memory read/write bandwidth ³

E3.S 2T PCle Gen5 x8

Industry-standard form factor for broad deployment

. By adding 8x256GB CZ120s, system limitations may apply.

Measured by running MLC workload with 2:1 read/write ratio on a single CZ120 module.
 MLC bandwidth using 12-channel 4800MT/s RDIMM + 4x256GB CZ120 vs. RDIMM only

Micron Technology Enablement Program (TEP)

Cloud Service Providers, Original Equipment Manufacturers and Original Design Manufacturers — Qualify our CZ120 into your server platforms by enrolling with Micron TEP

Hands-on support to aid in the development of CXL™-enabled designs

- Technical resources including data sheets, electrical and thermal models to aid in product development and evaluation, and engineering consultation related to signal integrity and other technical support topics
- Access to other ecosystem partners who can aid in system-level design

Learn more micron.com/CXL

A leap in performance Increased memory capacity and bandwidth per core

Up to 70% more queries/day

- TPC-H with 3000 scale factor throughput test with 8 streams
- Supermicro Petascale server (ASG-1115S-NE316R platform)
- 12 x 64GB Micron RDIMM + 4 x 256GB CZ120 and AMD[®] 4 96 core Genoa CPU

Up to 24% increase in memory bandwidth

Measured with four 256GB CZ120 modules

DDR local channels (12) (768 GB)

CXL x8 links (4) (1 TB)



70% more queries/day MSSQL TPC-H (3000 scale factor)

meries per dav

DDR5 (768GB







EDSFF - High Efficiency by Design

- Increasing CPU Cores & PCIe Lanes = More capabilities
- Memory Capacity & Bandwidth with CXL= More performance tiers

High Effici

- Direct Attached EDSFF Bays = *Lower latency*
- Better Air-flow = *Better power efficiency*
- Better Signal Integrity= *More IOPS*

DISCLAIMER

Super Micro Computer, Inc. may make changes to specifications and product descriptions at any time, without notice. The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors. Any performance tests and ratings are measured using systems that reflect the approximate performance of Super Micro Computer, Inc. products as measured by those tests. Any differences in software or hardware configuration may affect actual performance, and Super Micro Computer, Inc. does not control the design or implementation of third party benchmarks or websites referenced in this document. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to any changes in product and/or roadmap, component and hardware revision changes, new model and/or product releases, software changes, firmware changes, or the like. Super Micro Computer, Inc. assumes no obligation to update or otherwise correct or revise this information.

SUPER MICRO COMPUTER, INC. MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

SUPER MICRO COMPUTER, INC. SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF SUPER MICRO COMPUTER, Inc. IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION

© 2024 Super Micro Computer, Inc. All rights reserved.



Thank You!



Better Faster Greener™ © 2024 Superm

DISCLAIMER

Super Micro Computer, Inc. may make changes to specifications and product descriptions at any time, without notice. The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors. Any performance tests and ratings are measured using systems that reflect the approximate performance of Super Micro Computer, Inc. products as measured by those tests. Any differences in software or hardware configuration may affect actual performance, and Super Micro Computer, Inc. does not control the design or implementation of third party benchmarks or websites referenced in this document. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to any changes in product and/or roadmap, component and hardware revision changes, new model and/or product releases, software changes, firmware changes, or the like. Super Micro Computer, Inc. assumes no obligation to update or otherwise correct or revise this information.

SUPER MICRO COMPUTER, INC. MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

SUPER MICRO COMPUTER, INC. SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF SUPER MICRO COMPUTER, Inc. IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION © 2021 Super Micro Computer, Inc. All rights reserved.



Thank You



www.supermicro.com