Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips

Abdullah Giray Yağlıkçı

The Future of Memory and Storage Aug 6, 2024



ETH zürich



Paper List

- Lois Orosa, Abdullah Giray Yaglikci, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, and Onur Mutlu, <u>"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of</u> <u>Real DRAM Chips and Implications on Future Attacks and Defenses"</u> in MICRO, 2021. [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [Talk Video (21 mins)] [Lightning Talk]
- A. Giray Yağlıkçı, Haocong Luo, Geraldo F. de Oliviera, Ataberk Olgun, Minesh Patel, Jisung Park, Hasan Hassan, Jeremie S. Kim, Lois Orosa, and Onur Mutlu, <u>"Understanding RowHammer Under Reduced Wordline Voltage:</u> <u>An Experimental Study Using Real DRAM Devices</u>" *in DSN, 2022.* [Slides (pptx) (pdf)] [Lightning Talk Slides (pptx) (pdf)] [arXiv version] [Talk Video (34 mins)] [Lightning Talk Video (2 mins)]
- Abdullah Giray Yaglikci, Geraldo Francisco de Oliveira, Yahya Can Tugrul, Ismail Yuksel, Ataberk Olgun, Haocong Luo, and Onur Mutlu, <u>"Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real</u> <u>DRAM Chips and Implications on Future Solutions</u>" in HPCA, 2024. [Slides (pptx) (pdf)] [arXiv version]
- A. Giray Yaglıkcı, Ataberk Olgun, Minesh Patel, Haocong Luo, Hasan Hassan, Lois Orosa, Oguz Ergin, and Onur Mutlu, <u>"HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips"</u> in MICRO, 2022. [Slides (pptx) (pdf)][Longer Lecture Slides (pptx) (pdf)] [Lecture Video (36 minutes)]
- A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu, <u>"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows,"</u> in *HPCA*, 2021. [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)] [Talk Video (22 minutes)] [Short Talk Video (7 minutes)] [Intel Hardware Security Academic Awards Short Talk Slides (pptx) (pdf)] [Intel Hardware Security Academic Awards Short Talk Slides (pptx) (pdf)] [Intel Hardware Security Academic Awards Short Talk Video (2 minutes)] [BlockHammer Source Code] Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)

Two Key Challenges

Scalability with worsening read disturbance vulnerability

2 Compatibility with commodity DRAM chips



Challenge (1/2): Scalability DRAM cells become increasingly more vulnerable to read disturbance at device level Existing solutions become **prohibitively expensive** or **ineffective** going forward [Kim+, ISCA'20] [Frigo+, IEEE S&P'20] [Hassan+, MICRO'21] We need more efficient and scalable solutions to DRAM read disturbance A more detailed understanding of DRAM read disturbance can help





Many existing solutions rely on this proprietary information

SAFAR

5

We can **mitigate DRAM read disturbance efficiently** and **scalably** by

building a detailed understanding of DRAM read disturbance

2 leveraging insights into modern DRAM chips and memory controllers

devising novel solutions
 that do not require
 proprietary knowledge
 of DRAM chip internals



DSN'22



MICRO'21





Core Contributions

building a detailed understanding of DRAM read disturbance

MICRO'21



DSN'22



2 leveraging insights into modern DRAM chips and memory controllers







A Deeper Look into RowHammer

• Lois Orosa*, **Abdullah Giray Yağlıkçı***, Haocong Luo, Ataberk Olgun, Jisung Park, Hasan Hassan, Minesh Patel, Jeremie S. Kim, and Onur Mutlu, "A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of **Real DRAM Chips and Implications on Future Attacks and Defenses**" Proceedings of the <u>54th International Symposium on Microarchitecture</u> (MICRO), Virtual, October 2021. [<u>Slides (pptx) (pdf)</u>] [<u>Talk Video</u> (21 minutes)] Short Talk Slides (pptx) (pdf) [Lightning Talk Slides (pptx) (pdf)] [Lightning Talk Video (1.5 minutes)] arXiv version

A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses

Lois Orosa^{*} ETH Zürich

A. Giray Yağlıkçı* ETH Zürich

Haocong Luo ETH Zürich

ETH Zürich, TOBB ETÜ

Ataberk Olgun

Jisung Park ETH Zürich

Hasan Hassan ETH Zürich

Minesh Patel ETH Zürich

Jeremie S. Kim ETH Zürich

Onur Mutlu ETH Zürich

DRAM Testing Infrastructure

DRAM Bender on a Xilinx Virtex UltraScale+ XCU200



Fine-grained control over DRAM commands, timing parameters (±1.5ns), temperature (±0.5°C), and voltage (±1mV)

*Olgun et al., "DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test Stateof-the-art DRAM Chips," in TCAD, 2023. [GitHub: https://github.com/CMU-SAFARI/DRAM-Bender]

DRAM Testing Methodology

To characterize our DRAM chips at **worst-case** conditions:

1. Prevent sources of interference during core test loop

- No DRAM refresh: to avoid refreshing victim row
- No DRAM calibration events: to minimize variation in test timing
- No RowHammer mitigation mechanisms: to observe circuit-level effects
- Test for less than a refresh window (32ms) to avoid retention failures

2. Worst-case access sequence

- We use **worst-case** access sequence based on prior works' observations
- For each row, repeatedly access the two physically-adjacent rows as fast as possible

Tested DRAM Chips

- 272 DRAM Chips (24 DDR3 and 248 DDR4 DRAM Chips)
- <u>4 major manufacturers</u>: Micron, Samsung, SK Hynix, and Nanya



11

Key Finding 1: Temperature Range



 DRAM read disturbance is more effective within a bounded vulnerable temperature range



Vulnerable temperature range varies across DRAM cells



• Most cells are vulnerable in a **continuous temperature range**

	Micron	Samsung	SK Hynix	Nanya		
	99.1%	98.9%	98.0%	99.2%		
R/	0 Experimental Analysi	rosa, Yağlıkçı et al., " A s of Real DRAM Chip s	Deeper Look into Ro and Implications on	wHammer's Sensiti Future Attacks and	vities: I Defenses" in MICRO, 2021.	12

Key Finding 1: Temperature Range











the discovery of RowPress [Luo+, ISCA'23]

Orosa, Yağlıkçı et al., **"A Deeper Look into RowHammer's Sensitivities: Corosa, Yağlıkçı et al., "A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses**" in MICRO, 2021. **14**

Key Finding 3: Variation across DRAM Rows





Core Contributions

1 building a detailed understanding of DRAM read disturbance

MICRO'21



DSN'22



Voltage

2 leveraging insights into modern DRAM chips and memory controllers







RowHammer Under Reduced Voltage



A. Giray Yağlıkçı, Haocong Luo, Geraldo F. de Oliviera, Ataberk Olgun, Minesh Patel, Jisung Park, Hasan Hassan, Jeremie S. Kim, Lois Orosa, and <u>Onur Mutlu</u>, "Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices"
Proceedings of the 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), Baltimore, MD, USA, June 2022.
[Slides (pptx) (pdf)]
[Lightning Talk Slides (pptx) (pdf)]
[Talk Video (34 minutes, including Q&A)]
[Lightning Talk Video (2 minutes)]

Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices

A. Giray Yağlıkçı¹ Haocong Luo¹ Geraldo F. de Oliviera¹ Ataberk Olgun¹ Minesh Patel¹ Jisung Park¹ Hasan Hassan¹ Jeremie S. Kim¹ Lois Orosa^{1,2} Onur Mutlu¹ ¹ETH Zürich ²Galicia Supercomputing Center (CESGA)

A Closer Look into RowHammer





SAFARI

Yağlıkçı et al., **"Understanding RowHammer Under Reduced Wordline Voltage:** An Experimental Study Using Real DRAM Devices," in DSN, 2022. Effect of Reducing Wordline Voltage

SAFA



Reducing **wordline voltage** can **reduce RowHammer vulnerability** at the cost of **weaker cells**



Yağlıkçı et al., **"Understanding RowHammer Under Reduced Wordline Voltage:** An Experimental Study Using Real DRAM Devices," in DSN, 2022.

Key Results of Voltage Scaling Study



- Reducing wordline voltage can reduce RowHammer vulnerability
 - 15.2% (66.9% max) fewer bitflips occur
 - 7.4% (85.8% max) more activations needed to induce a bitflip
- Row activation latency **increases** with reduced **wordline voltage**
 - 208 / 272 DRAM chips have no bitflips at nominal latency
 - Changing timing constraint from 13.5ns to 24ns avoids bitflips
- More DRAM cells tend to experience data retention bitflips when wordline voltage is reduced
 - **216 / 272** DRAM chips have **no bitflips** at **nominal refresh rate**
 - SECDED ECC at nominal refresh rate avoids bitflips
 - 16% increase in refresh rate avoids bitflips

Core Contributions

1 building a
 detailed understanding
 of DRAM read disturbance

MICRO'21



DSN'22



2 leveraging insights into modern DRAM chips and memory controllers





Svärd: Leveraging heterogeneity





Spatial Variation-Aware Read Disturbance Defenses

 A. Giray Yağlıkçı, Geraldo F. de Oliviera, Yahya Can Tuğrul, İsmail Emir Yüksel, Ataberk Olgun, Haocong Luo, and Onur Mutlu, <u>"Spatial Variation-Aware Read Disturbance Defenses: Experimental</u> <u>Analysis of Real DRAM Chips and Implications on Future Solutions,"</u> *Proceedings of the <u>30th Edition of The International Symposium on High-</u> <u>Performance Computer Architecture (HPCA), Edinburgh, Scotland, UK, March</u> 2024. [Slides (pptx) (pdf)] [arXiv version]*

Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions

Abdullah Giray Yağlıkçı Geraldo F. Oliveira Yahya Can Tuğrul İsmail Emir Yüksel Ataberk Olgun Haocong Luo Onur Mutlu ETH Zürich



Tested DRAM Chips



144 DDR4 DRAM chips from SK Hynix, Micron, and Samsung

All rows in four different banks

	DIMM	# of	Density	Chip	Date
Mfr.	ID	Chips	Die Rev.	Org.	(ww-yy)
Mf., II	HO	8	16Gb – A	x8	51-20
MIII. H	H1, H2, H3	3×8	16Gb – C	x8	48-20
	H4	8	8Gb – D	x8	48-20
	M0	4	16Gb – E	x16	46-20
Mfr. M	M1, M3	2×16	8Gb – B	x4	N/A
(Micron)	M2	16	16Gb – E	x4	14-20
	M4	4	16Gb – B	x16	26-21
	S0, S1	2×8	8Gb – B	x8	52-20
Mfr. S	S2	8	8Gb – B	x 8	10-21
(Samsung)	S 3	8	4Gb - F	x8	N/A
	S4	16	8Gb – C	x4	35-21



Spatial Variation-Aware Mitigation



- **Significant** and **irregular variation** in read disturbance vulnerability **across DRAM rows**
- Read disturbance solutions:
 - Configured for the worst row
 - **Overprotect** many rows
 - Incur large performance overheads
- <u>Key Idea</u>: Dynamically tune the aggressiveness of existing solutions to the victim row's read disturbance vulnerability
- <u>Svärd</u>: Spatial Variation-Aware Read Disturbance Defenses Fewer preventive actions (e.g., refresh) for stronger rows

*Svärd is the Swedish word for sword, a weapon with a long blade for cutting or thrusting [Merriam-Webster]



Yağlıkçı et al., **"Spatial Variation-Aware Read Disturbance Defenses:** Experimental Analysis of Real DRAM Chips and Implications on Future Solutions," in HPCA, 2024.

Integrating Svärd with Existing Solutions





Svärd works with many other read disturbance solutions, including:

AQUA [Saxena+, MICRO'22]

SAFA

BlockHammer [Yaglikci+, HPCA'21] Hydra [Qureshi+, ISCA'22] **RRS** [Saileshwar+, ASPLOS'22]

Yağlıkçı et al., **"Spatial Variation-Aware Read Disturbance Defenses:** Experimental Analysis of Real DRAM Chips and Implications on Future Solutions," in HPCA, 2024.

Performance Evaluation



• Cycle-level simulations using **Ramulator 2.0** [Luo+, CAL 2023]

• <u>System Configuration</u>:

Processor	3.2 GHz, 8 core, 4-wide issue, 128-entry instr. window
Last-Level Cache	64-byte cache line, 8-way set-associative, 8 MB
Memory Scheduler	FR-FCFS
Address Mapping	Minimalistic Open Pages
Main Memory	DDR4, 4 bank group, 4 banks per bank group (16 banks per rank)

- <u>Workloads</u>: 120 different 8-core multiprogrammed workloads from SPEC CPU2006, SPEC CPU2017, TPC, MediaBench, and YCSB benchmark suites
- Integrated with AQUA, BlockHammer, PARA, Hydra, and RRS
- <u>HC_{first}</u>: {4K, 2K, 1K, 512, 256, 128, 64} hammers The minimum hammer count needed to induce the first bitflip

Key Results



 Svärd reduces the performance overhead of existing solutions and significantly improves system throughput

AQUA [Saxena+, MICRO'22] **1.6**X BlockHammer [Yaglikci+, HPCA'21] **4.9x** Hydra [Qureshi+, ISCA'22] **1.1x**

PARA [Kim+, ISCA'14] **2.0**x RRS [Saileshwar+, ASPLOS'22] **4.8x**

• Svärd's hardware complexity:

No Additional Latency In-DRAM Implementation 0.006% In-Processor Implementation 0.027%



Yağlıkçı et al., **"Spatial Variation-Aware Read Disturbance Defenses:** Experimental Analysis of Real DRAM Chips and Implications on Future Solutions," in HPCA, 2024.

Core Contributions

building a
detailed understanding
of DRAM read disturbance

MICRO'21



DSN'22



2 leveraging insights into modern DRAM chips and memory controllers



HiRA: Parallelizing Preventive Actions





HiRA: Hidden Row Activation



 Abdullah Giray Yağlıkçı, Ataberk Olgun, Minesh Patel, Haocong Luo, Hasan Hassan, Lois Orosa, Oguz Ergin, and Onur Mutlu, <u>"HiRA: Hidden Row Activation for Reducing Refresh Latency</u> of Off-the-Shelf DRAM Chips," in MICRO 2022.
 [Slides (pptx) (pdf)]
 [Longer Lecture Slides (pptx) (pdf)]
 [Lecture Video (36 minutes)]
 [arXiv version]

HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips

A. Giray Yağlıkçı¹ Ataberk Olgun¹ Minesh Patel¹ Haocong Luo¹ Hasan Hassan¹ Lois Orosa^{1,3} Oğuz Ergin² Onur Mutlu¹ ¹ETH Zürich ²TOBB University of Economics and Technology ³Galicia Supercomputing Center (CESGA)

Subarray-Level Parallelism



Each subarray is mostly independent...

except occasionally sharing *global structures*



Yoongu Kim, et al., <u>"A Case for Exploiting Subarray-Level Parallelism</u> **SAFARI** (SALP) in DRAM," in *ISCA*, 2012 HiRA: Hidden Row Activation – Key Insight

Concurrently activating two rows in **different subarrays** of the **same bank** can **refresh one row** while **opening the other row**





Yağlıkçı et al., **"HiRA: Hidden Row Activation for Reducing Refresh Latency** of Off-the-Shelf DRAM Chips," in MICRO, 2022.

HiRA: Hidden Row Activation



Refresh RowA concurrently with **Activating RowB**



of Off-the-Shelf DRAM Chips," in MICRO, 2022.

HiRA in Off-the-Shelf DRAM Chips



Table 4: Characteristics of the tested DDR4 DRAM modules.													
Module	Module	Module Identifier	Freq	Date	Chip	Die	Chip	HiRA Coverage			Norm. N _{RH}		
Label	Vendor	Chip Identifier	(MT/s)	Code	Cap.	Rev.	Org.	Min.	Avg.	Max.	Min.	Avg.	Max.
A0	C SVILI	DWCW (Partial Marking)*	2400	42-20	4Gb	В	x8	24.8%	25.0%	25.5%	1.75	1.90	2.52
A1	G.SKILL	F4-2400C17S-8GNT [39]						24.9%	26.6%	28.3%	1.72	1.94	2.55
B0	0 Kingston	H5AN8G8NDJR-XNC	2400	48-20	4Gb	D	x8	25.1%	32.6%	36.8%	1.71	1.89	2.34
B 1		KSM32RD8/16HDR [87]						25.0%	31.6%	34.9%	1.74	1.91	2.51
C 0		H5ANAG8NAJR-XN HMAA4GU6AJR8N-XN [109]	2400	51-20	4Gb	F	x8	25.3%	35.3%	39.5%	1.47	1.89	2.23
C1	SK Hynix							29.2%	38.4%	49.9%	1.09	1.88	2.27
C2								26.5%	36.1%	42.3%	1.49	1.96	2.58
* The chin identifier is partially removed on these modules. We infer the chin manufacturer and die revision based on the remaining part of the chin identifier													

- HiRA works in **56 off-the-shelf DRAM chips** from **SK Hynix**
- **51.4% reduction** in the time spent for refresh operations

HiRA effectively reduces the time spent for refresh operations in off-the-shelf DRAM chips



HiRA-MC: HiRA Memory Controller



Generates each periodic refresh and RowHammer-preventive refresh with a deadline

2 **Buffers** each **refresh request** and **performs** the refresh request **until** the **deadline**

Finds if it can refresh a DRAM row
 concurrently with a DRAM access
 or another refresh



Performance Evaluation



• Cycle-level simulations using **Ramulator** [Kim+, CAL 2015]

• <u>System Configuration</u>:

Processor	3.2 GHz, 8 core, 4-wide issue, 128-entry instr. window
Last-Level Cache	64-byte cache line, 8-way set-associative, 8 MB
Memory Scheduler	FR-FCFS
Address Mapping	Minimalistic Open Pages
Main Memory	DDR4, 4 bank group, 4 banks per bank group (16 banks per rank)
Timing Parameters	$t_1 = t_2 = 3$ ns, $t_{RC} = 46.25$ ns, $t_{FAW} = 16$ ns

• <u>Workloads</u>: **125** different **8-core** multiprogrammed workloads from the SPEC2006 benchmark suite

- **DRAM Chip Capacity**: {2, 4, 8, 16, 32, 64, 128} Gb
- **<u>RowHammer Threshold</u>**: {1024, 512, 256, 128, 64} activations The **minimum hammer count** needed to induce **the first RowHammer bitflip**

Key Results of HiRA

- Performance Evaluation
 - **3.7x speedup** by reducing time spent on **RowHammer-preventive refreshes**
 - 12.6% speedup by reducing time spent on periodic refreshes

- Hardware Complexity Analysis
 - Chip area cost of 0.0023% of a processor die
 - No additional latency overhead


Core Contributions

building a
detailed understanding
of DRAM read disturbance

MICRO'21



DSN'22



2 leveraging insights into modern DRAM chips and memory controllers







BlockHammer: Selectively throttling unsafe accesses

BlockHammer



A. Giray Yaglikci, Minesh Patel, Jeremie S. Kim, Roknoddin Azizi, Ataberk Olgun, Lois Orosa, Hasan Hassan, Jisung Park, Konstantinos Kanellopoulos, Taha Shahroodi, Saugata Ghose, and Onur Mutlu, "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" Proceedings of the <u>27th International Symposium on High-Performance Computer Architecture</u> (HPCA), Virtual, February-March 2021. Slides (pptx) (pdf) Congratulations to A. Giray Yaglikci & Team! Short Talk Slides (pptx) (pdf) Finalists - 2022 Intel Hardware Security Academic Award for **FINALIS** Intel Hardware Security Academic Awards "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" SAFARI Short Talk Slides (pptx) (pdf) [Talk Video (22 minutes)] [<u>Short Talk Video</u> (7 minutes)] Intel Hardware Security Academic Awards Short Talk Video (2 minutes)] BlockHammer Source Code Intel Hardware Security Academic Award Finalist (one of 4 finalists out of 34 nominations)

BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows

A. Giray Yağlıkçı¹ Minesh Patel¹ Jeremie S. Kim¹ Roknoddin Azizi¹ Ataberk Olgun¹ Lois Orosa¹ Hasan Hassan¹ Jisung Park¹ Konstantinos Kanellopoulos¹ Taha Shahroodi¹ Saugata Ghose² Onur Mutlu¹ ¹ETH Zürich ²University of Illinois at Urbana–Champaign

BlockHammer: Key Idea



BlockHammer **prevents** read disturbance bitflips **without the knowledge of or modifications to DRAM chip internals**

BlockHammer: Evaluation (1/2)



- Qualitative comparison against 14 mechanisms
 - Comprehensive protection
 - Compatibility with commodity DRAM chips
 - Scalability with worsening RowHammer vulnerability
 - Deterministic protection

BlockHammer is the **only mechanism** that satisfies all **four properties**

- Quantitative comparison against 6 state-of-the-art mechanisms
 - PARA [Kim+, ISCA'14]
 - ProHIT [Son+, DAC'17]
 - MRLoc [You+, DAC'19]

- CBT [Seyedzadeh+, ISCA'18]
- TWiCe [Lee+, ISCA'19]
- Graphene [Park+, MICRO'20]

BlockHammer is **low cost** and **competitive**



BlockHammer: Evaluation (2/2)



- Cycle-level simulations using **Ramulator** and **DRAMPower**
- System Configuration:

Processor	3.2 GHz, {1,8} core, 4-wide issue, 128-entry instr. window
LLC	64-byte cache line, 8-way set-associative, {2,16} MB
Memory scheduler	FR-FCFS
Address mapping	Minimalistic Open Pages
DRAM RowHammer Threshold	DDR4 1 channel, 1 rank, 4 bank group, 4 banks per bank group 32K \rightarrow 1K

- Single-Core Benign Workloads:
 - 22 SPEC CPU 2006
 - 4 YCSB Disk I/O
 - 2 Network Accelerator Traces
 - 2 Bulk Data Copy with Non-Temporal Hint (movnti)
- Randomly Chosen Multiprogrammed Workloads:
 - 125 workloads containing 8 benign applications
 - 125 workloads containing **7 benign applications** and **1 RowHammer attack**

BlockHammer: Evaluation (2/2)



• Cycle-level simulations using **Ramulator** and **DRAMPower**

No RowHammer attack:

Negligible (<0.6%) performance and energy overheads

DRAMDDR4 1 channel, 1 rank, 4 bank group, 4 banks per bank groupBank gr

• Single-Core Benign Workloads:

RowHammer attack present:

Significant improvement on system performance (71%) and energy consumption (32%)

- Randomly Chosen Multiprogrammed Workloads:
 - 125 workloads containing 8 benign applications
 - 125 workloads containing 7 benign applications and 1 RowHammer attack

Conclusion

We can **mitigate DRAM read disturbance efficiently** and **scalably** by







devising novel solutions
 that do not require
 proprietary knowledge
 of DRAM chip internals







MICRO'21



More Details and Discussion on YouTube



Abdullah Giray Yağlıkçı SAFARI Research Group, ETH Zurich

JAN 17, 2024 5:00PM CET

SAFARI Live Seminars in Computer Architecture

Efficiently and Scalably Mitigating RowHammer in Modern and Future **DRAM-Based Memory Systems**





SPEAKER Abdullah Giray Yağlıkçı SAFARI Research Group, ETH Zurich

JAN 22, 2024 5:00PM CET



https://www.youtube.com/live/CRtm1 es4n3o?si=8N5zB6e RUc5Ejl8



https://www.youtube.com/live/YQwRY WpCsk0?si=jXPueMHb5wgs69-q

Industry Solutions to RowHammer



Per-Row Activation Counters in DRAM

 Tanj Bennett, Stefan Saroiu, Alec Wolman, and Lucian Cojocar, "Panopticon: A Complete In-DRAM Rowhammer Mitigation," DRAMSec Workshop (co-located with ISCA), 2021.

Panopticon: A Complete In-DRAM Rowhammer Mitigation

Tanj Bennett[§], Stefan Saroiu, Alec Wolman, and Lucian Cojocar Microsoft, [§]Avant-Gray LLC

Accurate RowHammer detection using **an activation counter per DRAM row** stored within the **DRAM array** leveraging **high density** → **low cost**



RowHammer in 2023: SK Hynix

ISSCC 2023 / SESSION 28 / HIGH-DENSITY MEMORIES

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement

Woongrae Kim, Chulmoon Jung, Seongnyuh Yoo, Duckhwa Hong, Jeongjin Hwang, Jungmin Yoon, Ohyong Jung, Joonwoo Choi, Sanga Hyun, Mankeun Kang, Sangho Lee, Dohong Kim, Sanghyun Ku, Donhyun Choi, Nogeun Joo, Sangwoo Yoon, Junseok Noh, Byeongyong Go, Cheolhoe Kim, Sunil Hwang, Mihyun Hwang, Seol-Min Yi, Hyungmin Kim, Sanghyuk Heo, Yeonsu Jang, Kyoungchul Jang, Shinho Chu, Yoonna Oh, Kwidong Kim, Junghyun Kim, Soohwan Kim, Jeongtae Hwang, Sangil Park, Junphyo Lee, Inchul Jeong, Joohwan Cho, Jonghwan Kim

SK hynix Semiconductor, Icheon, Korea



RowHammer in 2023: Samsung

DSAC: Low-Cost Rowhammer Mitigation Using In-DRAM Stochastic and Approximate Counting Algorithm

Seungki Hong Dongha Kim Jaehyung Lee Reum Oh Changsik Yoo Sangjoon Hwang Jooyoung Lee

DRAM Design Team, Memory Division, Samsung Electronics

https://arxiv.org/pdf/2302.03591v1.pdf



DDR5 Update in 2024

- DRAM implements per-row activation counters *similar to Panopticon*
- DRAM asserts a back-off signal when refresh is needed *similar to SMD, Mithril+, and Panopticon*
- Memory controller issues refresh upon back-off signal

JEDEC STANDARD

DDR5 SDRAM

JESD79-5C_v1.30 (Revision of JESD79-5B_v1.20, September 2022)

April 2024

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



JEDEC, "JESD79-5C_v1.30: DDR5 SDRAM Specification," April, 2024.



Understanding PRAC

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance

Oğuzhan Canpolat ^{§†}	A. Giray Yağlıkçı [§]	Geraldo F. Oliveira§	Ataberk Olgun [§]
	Oğuz Ergin †	Onur Mutlu [§]	
[§] ETH Zürich	[†] TOBB Universi	ity of Economics and Tec	chnology

presented in DRAMSec 2024

- PRAC is the latest update to DDR5 in April 2024
- We show that
 - PRAC is secure and has non-negligible performance, energy, and area overheads for benign workloads
 - PRAC can be exploited by memory performance attacks (up to 79% reduction in DRAM chip's throughput)

Open Sourced



https://github.com/CMU-SAFARI/ramulator2

 CMU-SAFARI / ramulator2 Code O Issues 22 1 Pull requests 2 O Actions 	🗄 Projects 🛈 Security 🗠 Insights	Q Type [] to search	>_ + • (O) n @ 🚳
ramulator2 Public		Sedit Pins 🗸 💿 Watch 13	↓ ↓
🐉 main 👻 🤔 1 Branch 🛇 0 Tags	Q Go to file	t) Add file 👻 <> Code 👻	About
RichardLuo79 Merge pull request #46 from	kirbyydoge/main 🚥	1fb94b8 · last month 🕚 54 Commits	Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM
perf_comparison	Add missing files.	9 months ago	simulator. It provides support for agile implementation and evaluation of new
resources/gem5_wrappers	fix bugs/typo for intengerating with gem5	5 months ago	memory system designs (e.g., new DRAM standards, emerging RowHammer
rh_study	Init	10 months ago	mitigation techniques). Described in our
src	Merge correct TwiCe implementation	last month	paper https://people.inf.ethz.ch/omutlu/pub/Ra
verilog_verification	Added already configured verilog model for ve	rification. Up 5 months ago	mulator2_arxiv23.pdf
🕒 .gitignore	Update FrontEnd latency dump to be optional	and fix includ last month	C arxiv.org/abs/2308.11030
CMakeLists.txt	Init	10 months ago	simulation memory dram

Upcoming Papers



Upcoming Paper I: BreakHammer

Leveraging Adversarial Detection to Enable Scalable and Low Overhead RowHammer Mitigations

Oğuzhan Canpolat^{§†} A. Giray Yağlıkçı[§] Ataberk Olgun[§] İsmail Emir Yüksel[§] Yahya Can Tuğrul^{§†} Konstantinos Kanellopoulos[§] Oğuz Ergin[†] Onur Mutlu[§] [§]ETH Zürich [†]TOBB University of Economics and Technology ^{*}SAFARI Research Group

available on arXiv and under submission

• <u>Key Idea</u>: Throttling memory accesses of threads that trigger mitigation mechanisms repeatedly

• BreakHammer:

- Detects the threads that repeatedly trigger the mitigation mechanisms
- Limits their on-the-fly memory request counts and MSHRs
- Near-zero area overhead and no additional memory access latency

• **Evaluation**:

- Improves **system performance** by **48.7%** on average (**105.5%** max)
- Reduces the maximum slowdown by 14.6% on average

Oğuzhan Canpolat, et al., "<u>Leveraging Adversarial Detection to Enable Scalable and Low Overhead RowHammer</u> <u>Mitigations</u>," [cs.CR] 2404.13477, 2024.

Upcoming Paper II: Self-Managing DRAM

Self-Managing DRAM: A Low-Cost Framework for Enabling Autonomous and Efficient in-DRAM Operations

Hasan Hassan[†] Ataberk Olgun[†]

A. Giray Yağlıkçı *ETH Zürich*

available on arXiv and under submission

Enables new **in-DRAM** maintenance mechanisms without modifications other than the **ACT-NACK** signal from the DRAM chip to the memory controller



Three example DRAM maintenance operations:

Onur Mutlu

Periodic refresh

Haocong Luo

RowHammer-preventive refresh

Memory scrubbing

Hasan Hassan, Ataberk Olgun, A. Giray Yaglikci, Haocong Luo, and Onur Mutlu, <u>Self-Managing DRAM: A Low-Cost</u> <u>Framework for Enabling Autonomous and Efficient in-DRAM Operations</u>, cs.AR:2207.13358, 2022 (last update in 2024) Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips

Abdullah Giray Yağlıkçı

The Future of Memory and Storage Aug 6, 2024



ETH zürich



Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips

Backup Slides

Abdullah Giray Yağlıkçı

The Future of Memory and Storage Aug 6, 2024



ETH zürich



Industry Solutions to Read Disturbance: When To Refresh? (I)

Preventive refresh is a blocking operation



Memory controller **cannot activate** a row while **a preventive refresh blocks the bank**



Industry Solutions to Read Disturbance: When To Refresh? (II)

Earlier JEDEC DDR5 specifications introduce **Refresh Management (RFM)** commands



Memory controller sends an **RFM command** to allow time for preventive refreshes



Industry Solutions to Read Disturbance

Periodic Refresh Management (PRFM) Memory controller **periodically** issues RFM commands

Per Row Activation Counting and Back-Off (PRAC)

DRAM chip tracks row activations and requests RFMs by sending back-off signals



Industry Solutions to Read Disturbance: Periodic Refresh Management (PRFM)



causing **high number** of preventive refreshes, leading to **large** performance and energy overheads

Industry Solutions to Read Disturbance

Periodic Refresh Management (PRFM) Memory controller **periodically** issues RFM commands

Per Row Activation Counting and Back-Off (PRAC) DRAM chip tracks row activations and requests RFMs by sending back-off



Industry Solutions to Read Disturbance: Per Row Activation Counting



PRAC allows accurate tracking of aggressor row activations



Industry Solutions to Read Disturbance: Per Row Activation Counting DRAM Timings

Counters	DRAM Rows	
0	101010101010101010101010	
0	101010101010101010101010	
0	101010101010101010101010	
0	101010101010101010101010	
0	101010101010101010101010	

Row counter updates are **not** completely parallelized with DRAM access

PRAC increases row-close time (t_{RP}) by ~140%



Industry Solutions to Read Disturbance: Per Row Activation Counting DRAM Timings

Timing parameter changes for DDR5-3200AN speed bin [JEDEC JESD79-5C, April 2024]

t _{RP}	: +21ns	(+140%)
t _{RAS}	: -16ns	(-50%)
t _{RTP}	: -2.5ns	(-33%)
t _{wR}	: -20ns	(-66%)
t _{RC}	: +5ns	(+10%)



Industry Solutions to Read Disturbance: Per Row Activation Counting (PRAC)



Performance Comparison: Industry Solutions

PRFM Memory controller **periodically** issues RFM

2 PRAC-N Memory controller issues N RFMs each with back-off

3 PRAC+PRFM Memory controller is

Memory controller issues RFM **periodically** and with **back-offs**

PRAC-Optimistic

PRAC-4 with **no** change in DRAM timing parameters



4







PRAC has non-negligible performance overhead (10%) due to increased access latency





Graphene and **Hydra** outperform **PRAC** at relatively high N_{RH} values







PRAC-Optimistic outperforms all evaluated mitigation mechanisms (above N_{RH} of 32)





PRFM's system performance overheads **significantly increase (by 37x)** as N_{RH} **decreases**



Experimental Results: DRAM Energy Overhead and Its Scaling



Above N_{RH} of 32, **PRAC** overhead only **slightly** increases due to **timely** preventive refreshes

Below N_{RH} of 32, **PRAC** overhead **significantly** increases due to conservative thresholds against a **wave attack**
Experimental Results: DRAM Energy Overhead and Its Scaling



PRFM's DRAM energy overhead **significantly increase (to 33x)** as N_{RH} **decreases**



Memory Performance Attacks

Access pattern to trigger **most** back-offs with **fewest** activations possible by targeting a single row



Mathematically hogs up to **79% of DRAM throughput** of future DRAM chips

Degrades system performance by up to 65% (53% on average)

More in the Paper

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance

Oğuzhan Canpolat^{§†} A. Giray Yağlıkçı[§] Geraldo F. Oliveira[§] Ataberk Olgun[§] Oğuz Ergin[†] Onur Mutlu[§] [§]ETH Zürich [†]TOBB University of Economics and Technology

We present the first rigorous security, performance, energy, and cost analyses of the state-of-the-art on-DRAM-die read disturbance mitigation method, widely known as Per Row Activation Counting (PRAC), with respect to its description in the updated (as of April 2024) JEDEC DDR5 specification. Unlike prior state-of-the-art that advises the memory controller to periodically issue a DRAM command called refresh management (RFM), which provides the DRAM chip with time to perform its countermeasures, PRAC introduces a new back-off signal. PRAC's back-off signal propagates from the DRAM chip to the data integrity of other physically close but *unaccessed* DRAM rows. RowHammer [1] is a prime example of DRAM read disturbance, where a DRAM row (i.e., victim row) can experience bitflips when at least one nearby DRAM row (i.e., aggressor row) is repeatedly activated (i.e., hammered) [1, 3–69] more times than a threshold, called the *minimum hammer count to induce the first bitflip* (N_{RH}). *RowPress* [70] is another prime example of DRAM read disturbance that amplifies the effect of RowHammer and consequently reduces N_{RH} .

SAFARI

https://arxiv.org/abs/2406.19094

Future Research



Ongoing and Future Research on DRAM Read Disturbance



Deeper Understanding of Physics and Vulnerabilities

Flexible and Intelligent Memory Chips, Interfaces, and Controllers

- Aging
- Online Profiling

- In-field patchability
- DRAM-initiated pause
- Subarray-level parallelism
- Identify threads that cause the problem



- Hardware-level detection
- System-level mitigation

Broader Research Interests



Broader Research Interests

Understanding Read Disturbance		Kim+ ISCA'20	Orosa+ MICRO'21	Yaglikci+ DSN'22	Olgun+ Disrupt'23 Luo+ ISCA'23	Olgun+, DSN'24
						Yaglikci+
Mitigating Read Disturbance			Yaglikci+ HPCA'21	Yaglikci+ MICRO'22	0	lgun+, USENIX Sec'24 Bostanci+, HPCA'24
Read Disturbance Survey					Mutlu+ ASP-DAC'23	3
Covert Channels and Security Primitives		I	łaj-Yahya+, ISCA'21 Olgun+, ISCA'21	Bostanci+ HPCA'22		Bostanci+ arXiv'24
ReducingChang+Ghose+DRAMEnergySIGMETRICS'17 SIGMETRICS'18	Koppula+ MICRO'19					
Reducing DRAM Latency	Hassan+ ISCA'19	Luo+ ISCA'20				
System Energy Saving Methods		Haj-Yahya+ ISCA'20		Haj-Yahya+ HPCA'22		
Processing Using Memory						Yuksel+, HPCA'24 Yuksel+ , DSN'24 Oliveira+, HPCA'24
Experimental Infrastructure					Olgun+, TACO' Luo+, CAL'23	23
SAFAR 2017 2018	2019	2020	2021	2022	2023	2024

Thesis Publications



Computing is Bottlenecked by Data



Data is Key for AI, ML, Genomics, ...

• Important workloads are all data intensive

 They require rapid and efficient processing of large amounts of data

- Data is increasing
 - We can generate more than we can process
 - We need to perform more sophisticated analyses on more data

Huge Demand for Performance & Efficiency

Exponential Growth of Neural Networks



<u>https://www.youtube.com/watch?v=x2¹⁰⁵0J7KHw</u>

Data is Key for Future Workloads



In-memory Databases

[Mao+, EuroSys'12; Clapp+ (**Intel**), IISWC'15]



In-Memory Data Analytics

[Clapp+ (**Intel**), IISWC'15; Awan+, BDCloud'15]



Graph/Tree Processing [Xu+, IISWC'12; Umuroglu+, FPL'15]



Datacenter Workloads [Kanev+ (**Google**), ISCA'15]

Data Overwhelms Modern Machines





In-memory Databases

Graph/Tree Processing

Data → performance & energy bottleneck



In-Memory Data Analytics

[Clapp+ (**Intel**), IISWC'15; Awan+, BDCloud'15]



Datacenter Workloads [Kanev+ (**Google**), ISCA'15]

107

Data is Key for Future Workloads





Google's web browser



TensorFlow Mobile

Google's machine learning framework



Google's video codec





Data Overwhelms Modern Machines



Data → performance & energy bottleneck



Google's video codec





Data is Key for Future Workloads





Data → performance & energy bottleneck

read4: CGCTTCCAT read5: CCATGACGC read6: TTCCATGAC

3 Variant Calling



Scientific Discovery 4

A Solution: Deeper and Larger Memory Hierarchies



Core Count: 8 cores/16 threads

L1 Caches: 32 KB per core

L2 Caches: 512 KB per core

L3 Cache: 32 MB shared

AMD Ryzen 5000, 2020

https://wccftech.com/amd-ryzen-5000-zen-3-vermeer-undressed-high-res-die-shots-close-ups-pictured-detailed/

AMD's 3D Last Level Cache (2021)



134/comparing-zen-3-to-zen-2

SAFARI

AMD increases the L3 size of their 8-core Zen 3 processors from 32 MB to 96 MB

Additional 64 MB L3 cache die stacked on top of the processor die

- Connected using Through Silicon Vias (TSVs)
- Total of 96 MB L3 cache



https://youtu.be/gqAYMx34euU https://www.tech-critter.com/amd-keynote-computex-2021/

Deeper and Larger Memory Hierarchies



IBM POWER10, 2020

Cores: 15-16 cores, 8 threads/core

L2 Caches: 2 MB per core

L3 Cache: 120 MB shared

https://www.it-techblog.de/ibm-power10-prozessor-mehr-speicher-mehr-tempo-mehr-sicherheit/09/2020/

Deeper and Larger Memory Hierarchies



Apple M1 Ultra System (2022)



 $https://www.gsmarena.com/apple_announces_m1_ultra_with_20core_cpu_and_64core_gpu-news-53481.php$

The Energy Perspective



Data Movement vs Computation Energy



A memory access consumes ~100-1000X the energy of a complex addition

We Do Not Want to Move Data!



A memory access consumes ~100-1000X the energy of a complex addition

Data Movement vs. Computation Energy



Han+, "EIE: Efficient Inference Engine on Compressed Deep Neural Network," ISCA 2016.

Data Movement vs. Computation Energy



R Han+, "EIE: Effectent Inference Engine on Compressed Deep Neural Network," ISCA 2016.

Data Movement Overwhelms Modern Machines

Amirali Boroumand, Saugata Ghose, Youngsok Kim, Rachata Ausavarungnirun, Eric Shiu, Rahul Thakur, Daehyun Kim, Aki Kuusela, Allan Knies, Parthasarathy Ranganathan, and Onur Mutlu, "Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks" Proceedings of the 23rd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Williamsburg, VA, USA, March 2018.

62.7% of the total system energy is spent on data movement

Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks

Saugata Ghose¹ Youngsok Kim² Amirali Boroumand¹ Eric Shiu³ Rahul Thakur³ Daehyun Kim^{4,3} Rachata Ausavarungnirun¹ Parthasarathy Ranganathan³ Onur Mutlu^{5,1} Aki Kuusela³ Allan Knies³ SAFA

Data Movement Overwhelms Accelerators

Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,
<u>"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks"</u>
*Proceedings of the <u>30th International Conference on Parallel Architectures and Compilation</u>
<u>Techniques (PACT)</u>, Virtual, September 2021.
[Slides (pptx) (pdf)]
[Talk Video (14 minutes)]*

> 90% of the total system energy is spent on memory in large ML models

Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks

Amirali Boroumand**Saugata Ghose*Berkin Akin*Ravi Narayanaswami*Geraldo F. Oliveira*Xiaoyu Ma*Eric Shiu*Onur Mutlu**

[†]Carnegie Mellon Univ. [°]Stanford Univ. [‡]Univ. of Illinois Urbana-Champaign [§]Google ^{*}ETH Zürich





I expect that over the coming decade memory subsystem design will be the *only* important design issue for microprocessors.

• "It's the Memory, Stupid!" (Richard Sites, MPR, 1996)



Performance Perspective (Today)

• All of Google's Data Center Workloads (2015):



SAFARI

Kanev+, "Profiling a Warehouse-Scale Computer," ISCA 2015.

Performance Perspective (Today)

• All of Google's Data Center Workloads (2015):



Figure 11: Half of cycles are spent stalled on caches.



Data access is the major performance and energy bottleneck

Our current design principles cause great energy waste and performance loss



Problem

Processing of data is performed far away from the data



Promising Solutions: Processing Near Memory (PnM)

- UPMEM, founded in January 2015, announces the first real-world PIM architecture in 2016
- UPMEM's PIM-enabled DIMMs start getting commercialized in 2019
- In early 2021, Samsung announces FIMDRAM at ISSCC conference
- Samsung's LP-DDR5 and DIMM-based PIM announced a few months later
- In early 2022, SK Hynix announces AiM and Alibaba announces HB-PNM at ISSCC conference



Startup plans to embed processors in DRAM

October 13, 2016 // By Peter Clarke





Fabless chip company Upmem SAS (Grenoble, France), founded in January 2015, is developing a microprocessor for use in data-intensive applications in the datacenter that will sit embedded in DRAM to be close to the data.

Promising Solutions: Processing Near Memory (PnM)



The UPMEM-based PIM system can outperform a state-of-the-art GPU on workloads with three key characteristics:

- 1. Streaming memory accesses
- 2. No or little inter-DPU synchronization
- 3. No or little use of integer multiplication, integer division, or floating point operations

These three key characteristics make a **workload potentially suitable to the UPMEM PIM architecture**.

Promising Solutions: Processing Using Memory (PuM) Implementing Data Movement



Promising Solutions: Processing Using Memory (PuM) Implementing Data Movement



 $\mathsf{P} \Delta$

131
Promising Solutions: Processing Using Memory (PuM) Implementing Data Movement



Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013. Promising Solutions: Processing Using Memory (PuM) Implementing Logic Operations



Final State AB + BC + AC

C(A + B) + ~C(AB)

Seshadri+, "Fast Bulk Bitwise AND and OR in DRAM", IEEE CAL 2015.

Promising Solutions: Processing Using Memory (PuM) Implementing Logic Operations



Figure 9: Throughput of bitwise operations on various systems.

Promising Solutions: Processing Using Memory (PuM) Implementing Logic Operations

`select count(*) from T where c1 <= val <= c2'</pre>



Figure 11: Speedup offered by Ambit over baseline CPU with SIMD for BitWeaving

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017.

Motivation

Processing near/using memory is a promising computation paradigm

Distributing execution across CPU, GPU, PnM, and PuM should NOT hurt security and privacy



Research Scope (Going Forward)

• <u>Scope</u>: Confidentiality, integrity, and availability in largescale & vastly-shared processing in memory and storage

<u>Confidentiality</u>:

- Physical isolation
- Architecture support for encryption in memory/storage

• Integrity:

- In-field patchable and dynamically tunable maintenance mechanisms
- Integrity check and efficient roll-back mechanisms

• Availability:

- Intelligent scheduling and fairness mechanisms
- Adaptive maintenance supported with online profiling

Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips

> **Abdullah Giray Yağlıkçı** Research Summary and Future Directions July 9, 2024





- In-field patching is necessary
- Interfaces should be more flexible



Memory controller decides what should be done when DRAM chip has read disturbance solution inside (tracking+prevention)

- The memory controller should provide the DRAM chip with **necessary time window** to perform **preventive actions (e.g., refreshing rows)**
- The memory controller **does not have** the tracking information
- Communicating is **not straightforward** due to strict communication protocol

A more flexible interface is necessary

- In-field patching is necessary
- Interfaces should be more flexible



- <u>Two Key Issues</u>:
- A naïve implementation can lead to very high command bus occupancy
 - Very high bandwidth consumption
 - Poor parallelism
- DRAM self-manages preventive refreshes. Why not other maintenance routines?

- In-field patching is necessary
- Interfaces should be **more flexible**
- Memory controllers should be more intelligent in detecting malicious activity
- DRAM chips become **more and more vulnerable** to RowHammer **and RowPress**
- Key Insight: Activation counts of benign applications get close to unsafe levels
- **Problem:** DRAM read disturbance solutions are getting **prohibitively expensive**
- **Research Question:** How to identify malicious threads/processes/users?
- More intelligent detection mechanisms are needed
- The **memory controller** observes all memory accesses

More intelligent memory controllers can help

• The effect of **aging** Preliminary data on aging via 68-day of continuous hammering

Aging can lead to read disturbance bitflips at smaller hammer counts

Minimum hammer count to induce the first bitflip



128K ner count to induce the first bitflip • The effect of aging Preliminary data on 98.7% aging via 68-day of 96K continuous hammering HC_{first} (after aging) 99.5% 64K Aging can lead to read 1.3% 90,9% 56K disturbance bitflips 0.5% 48K 91% at smaller 92.3% 40K hammer counts 32K 96.0%

Future work:

rigorous aging characterization and online profiling of read disturbance vulnerability

Minimum hammer count to induce the first bitflip

HC_{first} (before aging)

- The effect of **aging**
- Interactions across different error mechanisms
 - RowHammer
- Data retention time errors
- . . .

RowPress • Variable retention time



•

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?
 - Temperature
 - Data pattern
 - Memory access pattern
 - Spatial variation
 - Voltage

What is **the worst-case** considering all **these sensitivities**?

What is **the minimum hammer count** to induce a read disturbance bitflip?

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?

How reliable are our DRAM chips?

How reliable will our DRAM chips be tomorrow?

We **do not** know! This is an **open research problem**

Future Research for Better Memory Systems



Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





• In-field patching is necessary



Deployed solutions should be patchable in field

- In-field patching is necessary
- Interfaces should be more flexible



Memory controller decides what should be done when DRAM chip has read disturbance solution inside (tracking+prevention)

- The memory controller should provide the DRAM chip with **necessary time window** to perform **preventive actions (e.g., refreshing rows)**
- The memory controller **does not have** the tracking information
- Communicating is **not straightforward** due to strict communication protocol

A more flexible interface is necessary

- In-field patching is necessary
- Interfaces should be more flexible



- <u>Two Key Issues</u>:
- A naïve implementation can lead to very high command bus occupancy
 - Very high bandwidth consumption
 - Poor parallelism
- DRAM self-manages preventive refreshes. Why not other maintenance routines?

Self-Managing DRAM

The three major DRAM maintenance operations:

- Refresh
- RowHammer Protection
- Memory Scrubbing

Implementing new **maintenance mechanisms** often requires difficult-to-realize changes

Self-Managing DRAM (SMD)

LRT LRT 0 - locked 0 - available 1 - available **Enables** implementing 1 - available 2 - available 2 - available new **in-DRAM** maintenance 3 - available 3 - available mechanisms **T_{ACK_NACK} ACT Retry Interval (ARI)** bank 0 with no further changes in the ACT ACT_NACK ACT time lock region 0 tRCD DRAM interface and bank 0 the *memory* controller RD PRE ACT lock region 1 tRAS

SMD-based *maintenance operations* provide significant **performance** and **energy** benefits across many system configurations and workloads

Hasan Hassan, Ataberk Olgun, A. Giray Yaglikci, Haocong Luo, and Onur Mutlu, <u>Self-Managing DRAM: A Low-Cost</u> <u>Framework for Enabling Autonomous and Efficient in-DRAM Operations</u>, cs.AR:2207.13358, 2022 (last update in 2024)



- In-field patching is necessary
- Interfaces should be **more flexible**
- Memory controllers should be more intelligent in detecting malicious activity
- DRAM chips become **more and more vulnerable** to RowHammer **and RowPress**
- Key Insight: Activation counts of benign applications get close to unsafe levels
- **Problem:** DRAM read disturbance solutions are getting **prohibitively expensive**
- **Research Question:** How to identify malicious threads/processes/users?
- More intelligent detection mechanisms are needed
- The **memory controller** observes all memory accesses

More intelligent memory controllers can help

BreakHammer

- <u>Key Observation</u>: Mitigating DRAM read disturbance causes delays in memory accesses
- <u>Our Exploit</u>: Denial of memory service is possible via triggering mitigation mechanisms
- <u>Key Idea</u>: Throttling memory accesses of threads that trigger mitigation mechanisms repeatedly

<u>BreakHammer</u>:

- Detects the threads that repeatedly trigger the mitigation mechanisms
- Limits their on-the-fly memory request counts and MSHRs
- Near-zero area overhead and no additional memory access latency

• <u>Evaluation</u>:

- Improves system performance by 48.7% on average (105.5% max)
- Reduces the **maximum slowdown** by **14.6%** on average

Oğuzhan Canpolat, A. Giray Yağlıkçı, Ataberk Olgun, İsmail Emir Yüksel, Yahya Can Tuğrul, Konstantinos Kanellopoulos, Oğuz Ergin, Onur Mutlu, "<mark>Leveraging Adversarial Detection to Enable Scalable and Low Overhead</mark> <u>RowHammer Mitigations</u>," [cs.CR] 2404.13477, 2024.

Future Research for Better Memory Systems



Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Cross-Layer Communication



How Large is 1000 Activations?

- Bitflips occur at ~1000 activations
- Mitigation mechanisms trigger preventive actions (e.g., preventive refresh) at ~500 activations
- Is 500 a distinctive activation count?
- Benign workloads activate hundreds of rows more than 500 times in a refresh window

Memory intensive workloads

from SPEC'06, SPEC'17, TPC, YCSB, and MediaBench

Workload	MPKI	ACT-64+	ACT-128+	ACT-512+
429.mcf	68.27	2564	2564	2564
470.lbm	28.09	7089	6596	664
462.libquantum	25.95	1	0	0
549.fotonik3d	25.28	10065	88	0
459.GemsFDTD	24.93	10572	218	0
519.lbm	24.37	5824	5455	2482
434.zeusmp	22.24	11085	4825	292
510.parest	17.79	803	185	94
433.milc	17.22	321	92	0
437.leslie3d	15.82	4678	631	7
483.xalancbmk	13.67	4354	776	113
482.sphinx3	12.59	1385	762	304
505.mcf	11.35	1582	1384	732
471.omnetpp	10.72	1015	419	122
tpch2	9.09	875	307	88
520.omnetpp	9.00	1185	84	32
tpch17	7.43	1196	158	26
473.astar	5.18	5957	22	0
436.cactusADM	4.94	6151	2354	1134
jp2_encode	4.18	0	0	0

Benign workloads might not be so benign

Cross-Layer Communication



Enabling Efficient and Scalable DRAM Read Disturbance Mitigation via New Experimental Insights into Modern DRAM Chips

Backup Slides

Research Summary and Future Directions July 9, 2024





How Large is 1000 Activations?

- Bitflips occur at ~1000 activations
- Mitigation mechanisms trigger preventive actions (e.g., preventive refresh) at ~500 activations
- Is 500 a distinctive activation count?
- Benign workloads activate hundreds of rows more than 500 times in a refresh window

Memory intensive workloads

from SPEC'06, SPEC'17, TPC, YCSB, and MediaBench

Workload	MPKI	ACT-64+	ACT-128+	ACT-512+
429.mcf	68.27	2564	2564	2564
470.lbm	28.09	7089	6596	664
462.libquantum	25.95	1	0	0
549.fotonik3d	25.28	10065	88	0
459.GemsFDTD	24.93	10572	218	0
519.lbm	24.37	5824	5455	2482
434.zeusmp	22.24	11085	4825	292
510.parest	17.79	803	185	94
433.milc	17.22	321	92	0
437.leslie3d	15.82	4678	631	7
483.xalancbmk	13.67	4354	776	113
482.sphinx3	12.59	1385	762	304
505.mcf	11.35	1582	1384	732
471.omnetpp	10.72	1015	419	122
tpch2	9.09	875	307	88
520.omnetpp	9.00	1185	84	32
tpch17	7.43	1196	158	26
473.astar	5.18	5957	22	0
436.cactusADM	4.94	6151	2354	1134
jp2_encode	4.18	0	0	0

Benign workloads might not be so benign

Circuit-Level Justification Temperature Analysis

We hypothesize that our observations are caused by the **non-monotonic behavior of charge trapping** characteristics of DRAM cells

3D TCAD model [Yang+, EDL'19]



Fig. 6. Hammering threshold N_{RH} vs. temperature from 250 to 350°K for different traps. Location in row and column refers to matrix in Fig. 2b.

HC_{first} decreases as temperature increases, until a temperature inflection point where HC_{first} starts to increase as temperature increases

A cell is more vulnerable to RowHammer at temperatures close to its temperature inflection point

• The effect of **aging** Preliminary data on aging via 68-day of continuous hammering

Aging can lead to read disturbance bitflips at smaller hammer counts Minimum hammer count to induce the first bitflip



128K ner count to induce the first bitflip • The effect of aging Preliminary data on 98.7% aging via 68-day of 96K continuous hammering HC_{first} (after aging) 99.5% 64K Aging can lead to read 1.3% 90,9% 56K disturbance bitflips 0.5% 48K 91% at smaller 92.3% 40K hammer counts 32K 96.0%

Future work:

rigorous aging characterization and online profiling of read disturbance vulnerability

Minimum hammer count to induce the first bitflip

HC_{first} (before aging)

SAFARI

162

- The effect of **aging**
- Interactions across different error mechanisms
 - RowHammer
- Data retention time errors
- . . .

RowPress • Variable retention time



•

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?
 - Temperature
 - Data pattern
 - Memory access pattern
 - Spatial variation
 - Voltage

What is **the worst-case** considering all **these sensitivities**?

What is **the minimum hammer count** to induce a read disturbance bitflip?

- The effect of **aging**
- Interactions across different error mechanisms
- What is **the worst-case**?

How reliable are our DRAM chips?

How reliable will our DRAM chips be tomorrow?

We **do not** know! This is an **open research problem**

Future Research for Better Memory Systems



Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





• In-field patching is necessary



Deployed solutions should be patchable in field
Future Research for Better Memory Systems



Deeper Understanding of Physics and Vulnerabilities



Flexible and Intelligent Memory Chips, Interfaces, Controllers





Cross-Layer Communication



Cross-Layer Communication



Awards and Honorable Mentions



<u>BlockHammer</u>: One of four finalists **Intel Hardware Security Academic Awards** in 2022



<u>Svärd</u>: First place ACM SRC (PACT) in 2023 (grand final is ongoing)



<u>Thesis</u>: One of five finalists (ongoing) **HOST Ph.D. Dissertation Competition** in 2024



IChannels Exploiting Current Management Mechanisms to Create Covert Channels in Modern Processors

Jawad Haj-Yahya

Jeremie S. Kim A. Giray Yağlıkçı Ivan Puddu Lois Orosa Juan Gómez Luna Mohammed Alser Onur Mutlu





Executive Summary

Problem: Current management mechanisms throttle instruction execution and adjust voltage/frequency to accommodate power-hungry instructions (PHIs). These mechanisms may compromise a system's confidentiality guarantees

<u>Goal</u>:

- 1. Understand the throttling side-effects of current management mechanisms
- 2. Build high-capacity covert channels between otherwise isolated execution contexts
- 3. Practically and effectively mitigate each covert channel

<u>Characterization</u>: Variable execution times and frequency changes due to running PHIs We observe five different levels of throttling in real Intel systems

IChannels: New covert channels that exploit side-effects of current management mechanisms

- On the same hardware thread
- Across co-located Simultaneous Multi-Threading (SMT) threads
- Across different physical cores

Evaluation: On three generations of Intel processors, IChannels provides a channel capacity

- 2× that of PHIs' variable latency-based covert channels
- 24× that of power management-based covert channels

SAFARI

ABACuS: All-Bank Activation Counters

 Ataberk Olgun, Yahya Can Tugrul, Nisa Bostanci, Ismail Emir Yuksel, Haocong Luo, Steve Rhyner, Abdullah Giray Yaglikci, Geraldo F. Oliveira, and <u>Onur Mutlu</u>, "ABACuS: All-Bank Activation Counters for Scalable and Low Overhead <u>RowHammer Mitigation"</u> To appear in Proceedings of the 33rd USENIX Security Symposium (USENIX)

To appear in Proceedings of the <u>33rd USENIX Security Symposium</u> (USENIX Security), Philadelphia, PA, USA, August 2024. [arXiv version] [ABACuS Source Code]

ABACuS: All-Bank Activation Counters for Scalable and Low Overhead RowHammer Mitigation

Ataberk Olgun Yahya Can Tugrul Nisa Bostanci Ismail Emir Yuksel Haocong Luo Steve Rhyner Abdullah Giray Yaglikci Geraldo F. Oliveira Onur Mutlu

ETH Zurich



ABACuS: All-Bank Activation Counters

Goal: Prevent RowHammer bitflips at low performance, energy, and area cost

Key Observation: Workloads tend to access the same row in all DRAM banks at around the same time

Key Idea: Use one hardware counter to keep track of activation counts of the same row across all banks

• Make high-performance, area-hungry counter-based mechanisms practical

Key Results:

Faster than the lowest-area-cost counter-based defense mechanism Smaller than the lowest-performance-overhead counter-based defense mechanism

0.59% avg. performance overhead (single-core) at a RowHammer threshold (1K)

• Only 9.79 KiB on-chip storage per DRAM rank (0.02% of a Xeon processor)

1.52% avg. performance overhead (single-core) at an ultra-low threshold (125)

• 75.70 KiB on-chip storage per DRAM rank (0.11% of the Xeon processor)

https://github.com/CMU-SAFARI/ABACuS

SAFARI

CoMeT: Count-Min-Sketch-based Row Tracking

 Nisa Bostanci, Ismail Emir Yuksel, Ataberk Olgun, Konstantinos Kanellopoulos, Yahya Can Tugrul, A. Giray Yaglikci, Mohammad Sadrosadati, Onur Mutlu "CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost,"

in Proceedings the <u>30th International Symposium on High-Performance Computer</u> <u>Architecture</u> (HPCA), Edinburgh, March 2024.

[arXiv version] [CoMeT Source Code]



CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost

F. Nisa Bostancı Yahya Can Tuğrul

İsmail Emir Yüksel A. Giray Yağlıkçı Ataberk OlgunKonstantinos KanellopoulosMohammad SadrosadatiOnur Mutlu

ETH Zürich

SAFARI

Executive Summary

Goal: Prevent RowHammer bitflips with low area, performance, and energy overheads in highly RowHammer-vulnerable DRAM-based systems

Key Idea: Use low-cost and scalable hash-based counters to accurately track DRAM rows

CoMeT:

- tracks most DRAM rows with scalable hash-based counters by employing the Count-Min-Sketch technique to achieve a low area cost
- tracks only a small set of DRAM rows that are activated many times with highly accurate per-DRAM-row activation counters to reduce performance penalties

Evaluation: CoMeT achieves a good trade-off between area, performance and energy costs

- incurs significantly less area overhead (74.2×) compared to the state-of-the-art technique
- outperforms the state-of-the-art technique (by up to 39.1%)

https://github.com/CMU-SAFARI/CoMeT

SAFAR