Improving SW-HW processing pipeline for storage stack / service workflows with CXL

Presenters:

Navneet Rao, Solution Architect, DCAI / Altera, Intel

Bhushan Chitlur, Sr. Principal Engineer, DCAI / Altera, Intel



Building High Performance Storage Solutions

- Building scalable, disaggregated, secure, scaled-out datacenter storage infrastructure with reliability is extremely challenging
- Current accelerator offload techniques may not be sufficient to meet the increasing demand on high performance secure storage solutions





Rise of the DPU (aka IPU)

- DPU becomes the focal point for all infrastructure processing which includes networking and storage
- Storage target node requires significantly more storage specific computation (Focus of today's talk)







Storage Node: CPU+DPU Co-Processing (PCIe) using SPDK software stack / services

Application usage: Operations



Memory Domains CPU Memory Multiple DMA transfers between host & device buffers

Workflow & Data Structures: spdk_accel_* initialize get_io_channel memory_domain get_buf; get_buf_align operation_exec_ctx; sequence_finish / reverse / abort submit_dif_verify / encrypt / compress / xor submit_dif_generate / decrypt / decompress submit_crc32c / crc32cv submit_compare / copy / dualcast put_buf finish

CPU+DPU Co-Processing (CXL)

Key paradigm shift

- Create <u>single shared</u> memory domain between CPU and DPU
- Use CXL-attached device memory (i.e., CXL.mem) as CPU+DPU shared memory
- <u>Avoids explicit data</u> <u>movement</u> between CPU and DPU
- <u>Preserve, leverage</u> <u>existing software stack</u> workflows & datastructure's





Storage Node: CPU+DPU Co-Processing (CXL) using SPDK software stack / services





Storage Node: CPU+DPU Co-Processing (CXL) using SPDK software stack





✓ Higher IOPS due to simplified Storage data accesses & operations, e.g.,

- bdev_write: sequence_encrypt + sequence_compress + Storage_write
- bdev_read: Storage_read + sequence_decompress + sequence_decrypt

Preserves Software stack / workflow investments

- Existing CPU accelerators, newer DPU accelerators can both be leveraged
- Accelerator operations vs [data segmentation & reassembly and storage transport]



Thank you

• Q&A



Reference / Back up



Deployment Scenarios (e.g., 25TB)



Implementation Scenario (e.g., SPDK)

