



Introducing ULTRARAM: A high-performance, ultra-efficient, non-volatile memory

Professor Manus Hayne

Chief Scientific Officer, Quinas Technology Ltd (Booth 656)

9th August, Flash Memory Summit 2023





Universal Memory

Flash

DRAM



High voltage switching (<20 V)



Low voltage/energy switching (<2V)

Intrinsically slow P/E (10 μ s)



Fast operation (10 ns)

Low endurance (10⁵)



High endurance (10¹⁶)

Non-volatile



Volatile

Non-destructive read




Destructive read

Highly scalable



Scaling challenges



Universal Memory:

How to have your cake and eat it?

The problem with Universal Memory is that we need to fulfil ***contradictory requirements***

- Long storage time ($\gg 10$ years at single bit level)
- Ability to quickly (10 ns) and easily program/erase data (low switching energy)



“Now it is generally agreed that the vision of a universal memory is not realistic...”

...the need for low energy consumption during writing operations is accomplished by lowering the energy barrier to be overcome when erasing or writing data, which limits the non-volatile retention time of data. ”


H.-S. Wong and S. Salahuddin, Nat. Nano. **10**, 191 (2015)

ULTRARAM™ concept

Hayne US10243086B2

- Floating gate memory (like flash)
- Compound semiconductor based
- High-mobility InAs channel
- Grown on silicon substrates
- Oxide tunnelling barrier is replaced by a

**Triple barrier resonant tunnelling
barrier structure (TBRT)**




Flash Memory Summit




Flash Memory Summit

Charge retention (no bias)




1.8 nm AlSb / 3.0 nm InAs / 1.2 nm AlSb / 2.4 nm InAs / 1.8 nm AlSb






Flash Memory Summit

Program and erase (≤ 2.5 V)



Program (P) cycle: add electrons to the floating gate


$$V_{\text{CG-S}} < +2.5 \text{ V}$$






Flash Memory Summit

Program and erase (≤ 2.5 V)



Erase (E) cycle: remove electrons from the floating gate



$$V_{CG-S} < -2.5 \text{ V}$$





Program and erase speed

$$\Delta V_T = Q_{FG} / C_{FG}$$







Flash Memory Summit

Non-destructive read and retention

P/E voltage ≤ 2.5 V




Retention >1000 years



Retention @ 100°C




Flash Memory Summit



Endurance



Flash Memory Summit




P/E pulse duration of 1 ms at 20 μ m gate scales to 1 ns switching speed at 20 nm

Arrays



Flash Memory Summit



- Highly compact design ($4F^2$) with devices back-to-back in pairs with common drain shorted to back gate
- Only word lines and bit lines need to run across the chip
- To write or erase half the voltage required is applied to word line (source) and bit line (gate)
- Due to sharp onset of resonant tunnelling very low disturb



16-bit RAM array design @ $4F^2$



Flash Memory Summit



Currently being implemented in cleanrooms at Lancaster University

ULTRARAM™ in summary

- Non-volatile with retention of at least 1,000 years
- Low voltage program erase (+1.25 V and -1.25 V using half-voltage)
- Intrinsically fast switching speeds (sub-ns)
- Ultralow switching energies
- Degradation-free endurance of at least 10^7 program/erase cycles (experiment limited)
- Compact array architecture ($4F^2$)
- Intrinsically excellent properties require minimal peripheral circuitry (non-destructive read, no refresh, no charge pumps, no wear-levelling)

For further information find us at Booth 656