

CXL[™] Memory Controllers (DRAM)

SARC-303-2 CXL Usage Models (Systems Architectures Track)


Presenter:

Tim Symons, Associate Technical Fellow
Microchip Technology Inc.


CXL™ A Protocol For Memory

- Using PCI Express® and (PCIe®) physical and electrical interface standard
- Enables efficient high bandwidth interface between CPU, memory and accelerators
- Maintains memory coherency between CPU memory space and memory on CXL attached devices that enables resource sharing, memory disaggregation with memory pooling and sharing
- Open industry standard starting with CXL 1.0 to 3

CXL™ Memory Expansion Models



CXL™ Memory Performance Comparison




Use-Case	Load to Use
Direct DDR	~100 ns
Direct CXL	~170 ns
Pooled CXL	~200 ns
Switched CXL	~320 ns

* All latencies are round trip and approximated for the purposes of comparing architectural options

CXL™ Device Types

- CXL supports different types of devices that can be interconnected using CXL interface like CPU, GPU, ASIC, FPGA, Accelerators, etc.
- Type 1
 - Processor device with shareable cache memory
 - Uses CXL.io and CXL.cache protocols
- Type 2
 - A type 1 device and has sharable data memory
 - Uses CXL.io, CXL.cache and CXL.mem protocols
- Type 3
 - Memory expansion
 - Uses CXL.io, CXL.mem protocols

Resilience, Security and Performance



First Instantiations of CXL™ – Memory Controllers

EDSFF formats



Add-in card formats



Thank you!
Visit Microchip at Booth 419.