



# DRAM Bender:

## Open Source & Easy to Use

## DRAM Testing Infrastructure

Onur Mutlu

[omutlu@gmail.com](mailto:omutlu@gmail.com)

<https://people.inf.ethz.ch/omutlu>

10 August 2023

Flash Memory Summit

# DRAM Bender Paper, Slides, Videos, Code

---

- Ataberk Olgun, Hasan Hassan, A Giray Yağlıkçı, Yahya Can Tuğrul, Lois Orosa, Haocong Luo, Minesh Patel, Oğuz Ergin, and Onur Mutlu,  
**"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips"**  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, 2023.  
[[Extended arXiv version](#)]  
[[DRAM Bender Source Code](#)]  
[[DRAM Bender Tutorial Video](#) (43 minutes)]

## DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Ataberk Olgun<sup>§</sup>      Hasan Hassan<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>      Yahya Can Tuğrul<sup>§†</sup>  
Lois Orosa<sup>§⊙</sup>      Haocong Luo<sup>§</sup>      Minesh Patel<sup>§</sup>      Oğuz Ergin<sup>†</sup>      Onur Mutlu<sup>§</sup>  
    <sup>§</sup>*ETH Zürich*      <sup>†</sup>*TOBB ETÜ*      <sup>⊙</sup>*Galician Supercomputing Center*

<https://arxiv.org/pdf/2211.05838.pdf>

# DRAM Bender

An Extensible and Versatile  
FPGA-based Infrastructure to  
Easily Test State-of-the-art DRAM Chips

Ataberk Olgun

Hasan Hassan

A. Giray Yaglikci

Yahya Can Tugrul

Lois Orosa

Haocong Luo

Minesh Patel

Oguz Ergin

Onur Mutlu

**SAFARI**



**ETH** zürich

# Factors Affecting DRAM Robustness & Performance



*DRAM timing  
violation*




*Inter-cell  
interference*



*Manufacturing  
process*



*Temperature*



*Voltage*

...

Factors affecting DRAM reliability and latency  
**cannot** be properly **modeled** in simulation or analytically

We need to perform **experimental studies**  
of **real** DRAM chips


# DRAM Testing Infrastructures

Allow experimental studies of **real DRAM** chips

Goal: Open-source FPGA-based testing infrastructure

- **Publicly and freely available:** Start using today
- **Relatively low cost:** An FPGA board + DRAM modules

## SoftMC



## Litex Tester



# Limitations of Existing Infrastructures

Testing Infrastructure	Interface (IF) Restrictions	Ease of Use	Extensibility
SoftMC [134]	Data IF	✗	✗
LiteX RowHammer Tester (LRT) [17]	Command & Data IF	✗	✓
<b>DRAM Bender (this work)</b>	<b>No Restrictions</b>	✓	✓

Impose restrictions on the DDR4 interface.  
**Restrictions limit various characterization experiments.**

**Difficult to set up** (based on discontinued HW/SW)  
and **use** (require developing HW)

Monolithic hardware design  
makes **extensions (new standards, prototypes) relatively difficult**

# DRAM Bender: Design Goals


- Flexibility
  - Ability to test **any DRAM operation**
  - Ability to test **any combination** of DRAM operations and **custom timing parameters**
- Ease of use
  - **Simple** programming interface (C++)
  - **Minimal** programming effort and time
  - **Accessible** to a wide range of users
    - *who may lack experience in hardware design*
- Extensibility
  - **Modular** design
  - **Well-defined interfaces** between hardware modules



# DRAM Bender: Overview

Publicly-available FPGA-based  
DDR4/3 (and HBM2) characterization infrastructure

Easily programmable using the DRAM Bender C++ API









# DRAM Bender: Prototypes

Testing Infrastructure	Protocol Support	FPGA Support
SoftMC [134]	DDR3	One Prototype
LiteX RowHammer Tester (LRT) [17]	DDR3/4, LPDDR4	Two Prototypes
<b>DRAM Bender (this work)</b>	<b>DDR3/DDR4</b>	<b>Five Prototypes</b>

Five out of the box FPGA-based prototypes



# DRAM Bender: Three Case Studies

## 1. RowHammer: Interleaving Pattern of Activations

- Interleaving pattern significantly affects the number of RowHammer bitflips

## 2. RowHammer: Random Data Patterns

- Use 512-bit random data patterns
- Uncover more bitflips than 8-bit SoftMC random patterns

## 3. In-DRAM Bitwise Operations

- Demonstrate in-DRAM bitwise AND/OR computation capability in real DDR4 chips


DRAM Bender is flexible:

supports many different types of experiments

# In-DRAM Bitwise Operations (I)

- **Goal:** Exploit the inherent analog computation capability of DRAM structures
- **Idea:** Activate multiple rows concurrently  
→ computes the bitwise Majority function of data stored in those rows
- **DRAM Bender Demonstration:** Violating timing parameters carefully leads to bitwise AND/OR in real DDR4 DRAM chips

# In-DRAM AND/OR: Triple Row Activation



**Final State**  
 **$AB + BC + AC$**

**$C(A + B) +$   
 **$\sim C(AB)$****



# In-DRAM Bitwise Operations (II)




Figure 12: The fraction of DRAM segments that support AND, OR, both (AND and OR) of, and neither of the operations.

**Conclusion.** We conclude that new-generation DDR4 chips support in-DRAM bitwise AND/OR operations. Although we do not find any DRAM segments that support AND/OR operations with 0% BER, our results align with prior work on DDR3 chips [102]. We make a new observation that there is heterogeneity in BER in terms of the bitwise operation performed, which can be leveraged by approximate computing techniques to perform more accurate computation [201]. For example, a workload could place its bitwise AND operations' operands into segments with a smaller BER for AND operations.

# DRAM Bender: Ease of Use

Easily programmable using the DRAM Bender C++ API

## 1. RowHammer: Interleaving Pattern of Activations

```
1  p.appendLI(hammerCount, 0);
2  p.appendLabel("HAMMER1");
3  p.appendACT(bank, false, A1, false, tRAS);
4  p.appendPRE(bank, false, false, tRP);
5  p.appendADDI(hammerCount, hammerCount, 1);
6  p.appendBL(hammerCount, T, "HAMMER1");
7  p.appendLI(hammerCount, 0);
8  p.appendLabel("HAMMER2");
9  p.appendACT(bank, false, A2, false, tRAS);
10 p.appendPRE(bank, false, false, tRP);
11 p.appendADDI(hammerCount, hammerCount, 1);
12 p.appendBL(hammerCount, T, "HAMMER2");
```

*one iteration of the RowHammer test*

Easy to devise new experiments to uncover new insights

# More in the Paper (I)

- DRAM Bender design details
  - DRAM Bender instruction set architecture
  - Hardware & software modules
  - Prototype design
  - Temperature controller setup
- DRAM Bender application programming interface
- Detailed results for three case studies
- Future work & improvements



# More in the Paper (II)

## **DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips**

Ataberk Olgun<sup>§</sup>   Hasan Hassan<sup>§</sup>   A. Giray Yağlıkçı<sup>§</sup>   Yahya Can Tuğrul<sup>§†</sup>  
Lois Orosa<sup>§⊙</sup>   Haocong Luo<sup>§</sup>   Minesh Patel<sup>§</sup>   Oğuz Ergin<sup>†</sup>   Onur Mutlu<sup>§</sup>  
*§ETH Zürich   †TOBB ETÜ   ⊙Galician Supercomputing Center*



<https://arxiv.org/abs/2211.05838>

# Research DRAM Bender Enabled

- 1) [ISCA'23] Luo+, "[RowPress: Amplifying Read Disturbance in Modern DRAM Chips](#)"
- 2) [DSN'23 Disrupt] Olgun+, "[An Experimental Analysis of RowHammer on HBM2 DRAM Chips](#)"
- 3) [arXiv Preprint, 2023] Orosa+, "[SpyHammer: Using RowHammer to Remotely Spy on Temperature](#)"
- 4) [MICRO'22] Yaglikci+, "[HIRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips](#)"
- 5) [DSN'22] Yaglikci+, "[Understanding RowHammer Under Reduced Wordline Voltage: An Experimental Study Using Real DRAM Devices](#)"
- 6) [MICRO'21] Orosa+, "[A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses](#)"
- 7) [MICRO'21] Hassan+, "[Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications](#)"
- 8) [ISCA'21] Olgun+, "[QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips](#)"
- 9) [ISCA'21] Orosa+, "[CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations](#)"
- 10) [ISCA'20] Kim+, "[Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques](#)"
- 11) [S&P'20] Frigo+, "[TRRespass: Exploiting the Many Sides of Target Row Refresh](#)"
- 12) [HPCA'19] Kim+, "[D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput](#)"
- 13) [MICRO'19] Koppula+, "[EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM](#)"
- 14) [SIGMETRICS'18] Ghose+, "[What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study](#)"
- 15) [SIGMETRICS'17] Chang+, "[Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms](#)"
- 16) [MICRO'17] Khan+, "[Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content](#)"
- 17) [SIGMETRICS'16] Chang+, "[Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization](#)"

# More Research DRAM Bender Enabled

- 18) [DRAMSec'23] Lang+, "[BLASTER: Characterizing the Blast Radius of Rowhammer](#)"
- 19) [arXiv'23] Nam+ "[X-ray: Discovering DRAM Internal Structure and Error Characteristics by Issuing Memory Commands](#)"
- 20) [MICRO'22] Gao+, "[FracDRAM: Fractional Values in Off-the-Shelf DRAM](#)"
- 21) [Applied Sciences'22] Bepary+, "[DRAM Retention Behavior with Accelerated Aging in Commercial Chips](#)"
- 22) [ETS'21] Farmani+, "[RHAT: Efficient RowHammer-Aware Test for Modern DRAM Modules](#)"
- 23) [HOST'20] Talukder+, "[Towards the Avoidance of Counterfeit Memory: Identifying the DRAM Origin](#)"
- 24) [MICRO'19] Gao+, "[ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs](#)"
- 25) [IEEE Access'19] Talukder+, "[PreLatPUF: Exploiting DRAM Latency Variations for Generating Robust Device Signatures](#)"
- 26) [ICCE'18] Talukder+, "[Exploiting DRAM Latency Variations for Generating True Random Numbers](#)"


# A Highlight: RowPress

Keeping a DRAM row **open for a long time** causes bitflips in adjacent rows

These bitflips do **NOT** require many row activations


**Only one activation** is enough in some cases!

**RowHammer  
Aggressor Row**



36ns, 47K activations to induce bitflips

**RowPress  
Aggressor Row**



7.8 $\mu$ s, only 5K activations to induce bitflips

# RowPress Results & Source Code

## RowPress: Amplifying Read Disturbance in Modern DRAM Chips

Haocong Luo    Ataberk Olgun    A. Giray Yağlıkçı    Yahya Can Tuğrul    Steve Rhyner  
Meryem Banu Cavlak    Joël Lindegger    Mohammad Sadrosadati    Onur Mutlu

ETH Zürich



**Fully open source and artifact evaluated**

➤ <https://github.com/CMU-SAFARI/RowPress>



<https://arxiv.org/pdf/2306.17061.pdf>

# RowPress [ISCA 2023]

- Haocong Luo, Ataberk Olgun, Giray Yaglikci, Yahya Can Tugrul, Steve Rhyner, M. Banu Cavlak, Joel Lindegger, Mohammad Sadrosadati, and Onur Mutlu,  
**"RowPress: Amplifying Read Disturbance in Modern DRAM Chips"**  
*Proceedings of the 50th International Symposium on Computer Architecture (ISCA)*,  
Orlando, FL, USA, June 2023.  
[[Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Slides \(pptx\)](#)] [[pdf](#)]  
[[Lightning Talk Video](#) (3 minutes)]  
[[RowPress Source Code and Datasets \(Officially Artifact Evaluated with All Badges\)](#)]  
***Officially artifact evaluated as available, reusable and reproducible.***  
***Best artifact award at ISCA 2023.***



## RowPress: Amplifying Read-Disturbance in Modern DRAM Chips

Haocong Luo   Ataberk Olgun   A. Giray Yağlıkçı   Yahya Can Tuğrul   Steve Rhyner  
Meryem Banu Cavlak   Joël Lindegger   Mohammad Sadrosadati   Onur Mutlu  
ETH Zürich

# RowPress





- Haocong Luo, Ataberk Olgun, Giray Yaglikci, Yahya Can Tugrul, Steve Rhyner, M. Banu Cavlak, Joel Lindegger, Mohammad Sadrosadati, and Onur Mutlu, **"RowPress: Amplifying Read Disturbance in Modern DRAM Chips"**

*Proceedings of the 50th International Symposium on Computer Architecture (ISCA), Orlando, FL, USA, June 2023.*

[\[Slides \(pptx\) \(pdf\)\]](#)

[\[Lightning Talk Slides \(pptx\) \(pdf\)\]](#)

[\[Lightning Talk Video \(3 minutes\)\]](#)

[\[RowPress Source Code and Datasets \(Officially Artifact Evaluated with All Badges\)\]](#)

*Officially artifact evaluated as available, reusable and reproducible.  
Best artifact award at ISCA 2023.*

## RowPress: Amplifying Read-Disturbance in Modern DRAM Chips

Haocong Luo   Ataberk Olgun   A. Giray Yağlıkçı   Yahya Can Tuğrul   Steve Rhyner  
Meryem Banu Cavlak   Joël Lindegger   Mohammad Sadrosadati   Onur Mutlu

ETH Zürich



# RowPress

## Amplifying Read Disturbance in Modern DRAM Chips

ISCA 2023 Session 2B: Monday 19 June, 2:15 PM EDT

***Haocong Luo***

*Ataberk Olgun*

*A. Giray Yağlıkçı*

*Yahya Can Tuğrul*

*Steve Rhyner*

*Meryem Banu Cavlak*

*Joël Lindegger*

*Mohammad Sadrosadati*

*Onur Mutlu*

**SAFARI**

**ETH** zürich

# High-Level Summary

- We demonstrate and analyze **RowPress, a new read disturbance phenomenon** that causes bitflips in real DRAM chips
- We show that RowPress is **different from the RowHammer vulnerability**
- We demonstrate RowPress **using a user-level program** on a real Intel system with real DRAM chips
- We provide **effective solutions** to RowPress

# What is RowPress?

Keeping a DRAM row **open for a long time** causes bitflips in adjacent rows

These bitflips do **NOT** require many row activations


**Only one activation** is enough in some cases!



Now, let's delve into some background and see how this is **different from RowHammer**

# Read Disturbance in DRAM

- Read disturbance in DRAM breaks memory isolation
- **Prominent example: RowHammer**



Repeatedly **opening (activating)** and **closing** a DRAM row **many times** causes **RowHammer bitflips** in adjacent rows

# Are There Other Read-Disturb Issues in DRAM?

- RowHammer is the only studied read-disturb phenomenon
- Mitigations work by detecting **high row activation count**

What if there is another read-disturb phenomenon that **does NOT rely on high row activation count**?



[https://www.reddit.com/r/CrappyDesign/comments/arw0q8/now\\_this\\_this\\_is\\_poor\\_fencing/](https://www.reddit.com/r/CrappyDesign/comments/arw0q8/now_this_this_is_poor_fencing/)

# RowPress vs. RowHammer


Instead of using a high activation count,

👉 increase the time that the aggressor row stays open

**RowHammer**  
**Aggressor Row**



**RowPress**  
**Aggressor Row**




We observe bitflips even with **ONLY ONE activation** in extreme cases where the row stays open for 30ms



# Real DRAM Chip Characterization (I)

## FPGA-Based DDR4 Testing Infrastructure

- Based on [SoftMC \[Hassan+, HPCA'17\]](#) and [DRAM Bender \[Olgun+, TCAD'23\]](#)
- **Fine-grained control** over DRAM commands, timings, and temperature



# DRAM Bender Paper, Slides, Videos, Code

---

- Ataberk Olgun, Hasan Hassan, A Giray Yağlıkçı, Yahya Can Tuğrul, Lois Orosa, Haocong Luo, Minesh Patel, Oğuz Ergin, and Onur Mutlu,  
**"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips"**  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, 2023.  
[[Extended arXiv version](#)]  
[[DRAM Bender Source Code](#)]  
[[DRAM Bender Tutorial Video](#) (43 minutes)]

## DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Ataberk Olgun<sup>§</sup>      Hasan Hassan<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>      Yahya Can Tuğrul<sup>§†</sup>  
Lois Orosa<sup>§⊙</sup>      Haocong Luo<sup>§</sup>      Minesh Patel<sup>§</sup>      Oğuz Ergin<sup>†</sup>      Onur Mutlu<sup>§</sup>  
    <sup>§</sup>*ETH Zürich*      <sup>†</sup>*TOBB ETÜ*      <sup>⊙</sup>*Galician Supercomputing Center*

<https://arxiv.org/pdf/2211.05838.pdf>

# Real DRAM Chip Characterization (II)

## DRAM Chips Tested

- 164 DDR4 chips from all 3 major DRAM manufacturers

Mfr.	#DIMMs	#Chips	Density	Die Rev.	Org.	Date
Mfr. S (Samsung)	2	8	8Gb	B	x8	20-53
	1	8	8Gb	C	x8	N/A
	3	8	8Gb	D	x8	21-10
	2	8	4Gb	F	x8	N/A
Mfr. H (SK Hynix)	1	8	4Gb	A	x8	19-46
	1	8	4Gb	X	x8	N/A
	2	8	16Gb	A	x8	20-51
	2	8	16Gb	C	x8	21-36
Mfr. M (Micron)	1	16	8Gb	B	x4	N/A
	2	4	16Gb	B	x16	21-26
	1	16	16Gb	E	x4	20-14
	2	4	16Gb	E	x16	20-46
	1	4	16Gb	F	x16	21-50

# Major Takeaways from Real DRAM Chips


RowPress significantly **amplifies** DRAM's vulnerability to **read disturbance**

RowPress has a **different** underlying error **mechanism** from RowHammer

# Key Characteristics of RowPress (I)

## Amplifying Read Disturbance in DRAM

- Reduces the minimum number of row activations needed to induce a bitflip ( $AC_{min}$ ) by **1-2 orders of magnitude**
- In extreme cases, activating a row **only once** induces bitflips



# Key Characteristics of RowPress (II)

## Amplifying Read Disturbance in DRAM

- Reduces the minimum number of row activations needed to induce a bitflip ( $AC_{min}$ ) by **1-2 orders of magnitude**
- In extreme cases, activating a row **only once** induces bitflips
- Gets worse as **temperature increases**

## Different From RowHammer

- Affects a **different set of cells** compared to RowHammer and retention failures
- **Behaves differently** as access pattern and temperature changes compared to RowHammer

# Real-System Demonstration (I)



**Intel Core i5-10400**  
**(Comet Lake)**





**Samsung DDR4 Module**  
**M378A2K43CB1-CTD**  
**(Date Code: 20-10)**  
**w/ TRR RowHammer Mitigation**

**Key Idea:** A proof-of-concept RowPress program keeps a DRAM row open for a longer period by **keeping on accessing different cache blocks in the row**



# Real-System Demonstration (II)



**Key Idea:** A proof-of-concept RowPress program keeps a DRAM row open for a longer period by **keeping on accessing different cache blocks in the row**

Leveraging RowPress, a user-level program **induces bitflips when RowHammer cannot**

# How to Avoid RowPress Bitflips

We propose a methodology to **adapt existing RowHammer mitigations to also mitigate RowPress**

## Key Mechanisms:

1. Limit the **maximum time** that a row can stay open
2. Configure the RowHammer mitigation to account for the **RowPress-induced reduction in the number of activations needed to cause bitflips**

Our solutions **mitigate RowPress** at **low additional performance overhead**

# More Results & Source Code

## Many more results & analyses in the paper

- 6 major takeaways
- 19 major empirical observations
- 3 more potential mitigations



## Fully open source and artifact evaluated

- <https://github.com/CMU-SAFARI/RowPress>





# RowPress

## Amplifying Read Disturbance in Modern DRAM Chips

***Haocong Luo***

*Ataberk Olgun*

*A. Giray Yağlıkçı*

*Yahya Can Tuğrul*

*Steve Rhyner*

*Meryem Banu Cavlak*

*Joël Lindegger*

*Mohammad Sadrosadati*

*Onur Mutlu*

<https://github.com/CMU-SAFARI/RowPress>

**SAFARI**

**ETH** zürich

# Summary


## DRAM Bender

The first **publicly and freely available** DDR4 characterization infrastructure

- Flexible and Easy to Use
- Source code available:



[github.com/CMU-SAFARI/DRAMBender](https://github.com/CMU-SAFARI/DRAMBender)



[Yaglikci+, DSN'22]

DRAM Bender enables many **studies, ideas,** and **methodologies** in the design of future memory systems

# DRAM Bender

An Extensible and Versatile  
FPGA-based Infrastructure to  
Easily Test State-of-the-art DRAM Chips

Ataberk Olgun

Hasan Hassan

A. Giray Yaglikci

Yahya Can Tugrul

Lois Orosa

Haocong Luo

Minesh Patel

Oguz Ergin

Onur Mutlu

**SAFARI**



**ETH** zürich

# DRAM Bender Paper, Slides, Videos, Code

---

- Ataberk Olgun, Hasan Hassan, A Giray Yağlıkçı, Yahya Can Tuğrul, Lois Orosa, Haocong Luo, Minesh Patel, Oğuz Ergin, and Onur Mutlu,  
**"DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips"**  
*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, 2023.  
[[Extended arXiv version](#)]  
[[DRAM Bender Source Code](#)]  
[[DRAM Bender Tutorial Video](#) (43 minutes)]

## DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

Ataberk Olgun<sup>§</sup>      Hasan Hassan<sup>§</sup>      A. Giray Yağlıkçı<sup>§</sup>      Yahya Can Tuğrul<sup>§†</sup>  
Lois Orosa<sup>§⊙</sup>      Haocong Luo<sup>§</sup>      Minesh Patel<sup>§</sup>      Oğuz Ergin<sup>†</sup>      Onur Mutlu<sup>§</sup>  
    <sup>§</sup>*ETH Zürich*      <sup>†</sup>*TOBB ETÜ*      <sup>⊙</sup>*Galician Supercomputing Center*

<https://arxiv.org/pdf/2211.05838.pdf>





# DRAM Bender:

## Open Source & Easy to Use DRAM Testing Infrastructure

Onur Mutlu

[omutlu@gmail.com](mailto:omutlu@gmail.com)

<https://people.inf.ethz.ch/omutlu>

10 August 2023

Flash Memory Summit