



Flash Memory Summit

FLASH MEMORY SUMMIT
SANDISK
2022-2023

CeRAM: A Scalable, Fast, Low-power, Extreme Temperature NVM


Greg Yeric, CTO

Cerfe Labs

Greg.Yeric@cerfelabs.com


www.cerfelabs.com

Start with: Nickel Oxide



NiO is insulating, but with a forming voltage it can be transitioned to a conductor and this transition can be reversed with negative bias: ReRAM


Now add carbon doping



With carbon doping, the NiO is initially conductive: “born on”

NiO is insulating, but with a forming voltage it can be transitioned to a conductor and this transition can be reversed with negative bias: RRAM

Now add carbon doping




With carbon doping, the NiO is initially conductive: “born on”

Sub-1V transition to non-volatile HRS

NiO is insulating, but with a forming voltage it can be transitioned to a conductor and this transition can be reversed with negative bias: RRAM

Now add carbon doping




With carbon doping, the NiO is initially conductive

Sub-1V transition to non-volatile HRS

NiO is insulating, but with a forming voltage it can be transitioned to a conductor and this transition can be reversed with negative bias: RRAM

Now add carbon doping



With carbon doping, the NiO is initially conductive

Sub-1V transition to non-volatile HRS

The subsequent “Set” transitions at a much lower voltage than filamentary ReRAM forming voltage

NiO is insulating, but with a forming voltage it can be transitioned to a conductor and this transition can be reversed with negative bias: RRAM


Non-polar, low voltage, forming-free, 100x On/Off



Flash Memory Summit


Both SET and RESET states are non-volatile

SET or RESET in any quadrant




Sharp,
deterministic
write window

Linear plot



100x read
window

Log-linear





Extreme high temperature operation





Flash Memory Summit

- Operation demonstrated up to 200 C, work in progress to increase the operation up to 300 C
- Retention bake for one hour up to 400 C



Ultra-Cryogenic operation: 870 mK

- These devices are from the same lot as high temperature measurements, no special modifications required
- It is highly unlikely that switching is driven by filaments, traps or defects




Collaboration: Prof. Daniel Dessau, CU Boulder

Hypothesis: carbon unlocks correlated electrons





Flash Memory Summit

- Undoped NiO is well known Mott material with large band gap (4.0 eV)
- Internal photo emission (IPE) of carbon-doped NiO



Narrow band causing correlation effect




Collaboration: Prof. Valeri Afanasiev, KU Leuven

Confirmation of universal effect in TMOs/PTMOs



Flash Memory Summit



CeRAM demonstrated in multiple Transition Metal Oxides and Post-Transition Metal Oxides




Thanks in part to:
DARPA MTO
Electronic Resurgence Initiative
2017-18

Converting promise to product: “lab to fab”




Flash Memory Summit



Going from lab to fab:






Flash Memory Summit



μm to nm / mA to μA





Flash Memory Summit




The 47nm devices could be driven by a 2-fin 7nm FinFET, resulting in a 1T1R bitcell area of $0.014\mu\text{m}^2$
Same area as projected 2nm SRAM bitcell


GHz speed, excellent retention



90% functional yield on 1kb arrays



- Insulating current (RESET)
- Conducting current (SET)



Goal: The most universal NVM

	CeRAM
Scalability	<5 nm logic node*
Multi-Level Cell	Yes
Mask Cost	2
Required voltage	< 1.5V
Write speed	< 2nS*
Write energy	< 1 pJ/bit
Access	Byte
Low temp operation	< 0.9 K*
High temp operation	> 200 °C*
High Temp Retention	185 °C*
Harsh environment	Immune to radiation
Tamper resistant	MLC, EMP, Rowhammer proof
Endurance (# cycles)	10 ⁴


- Scales to GB (with added MLC benefit)
- Scales to low energy
- GHz speed
- Widest temperature range available
- Variety of oxides, deposition techniques, and electrodes can be used

* Improved test chip / test equipment is required to understand the true device limit.

Going from lab to fab, via extreme environments




Flash Memory Summit



Going from lab to fab, via extreme environments



Flash Memory Summit



Cerfe Labs have been awarded 6 SBIR grants




DARPA MTO
Electronic Resurgence Initiative
2017-18



AFWERX: (AF/SF)
large devices for adaptable RF



Jet fuel-cooled
electronics



Space cryogenic
SIGINT / ISR



Ballistic missile
electronics

Cerfe Labs have been awarded 6 SBIR grants




DARPA MTO
Electronic Resurgence Initiative
2017-18



AFWERX: (AF/SF)
large devices for adaptable RF

Larger, discrete device market



Cerfe Labs have been awarded 6 SBIR grants



DARPA MTO
Electronic Resurgence Initiative
2017-18



AFWERX: (AF/SF)
large devices for adaptable RF

1 Mb (50k CLBs), > 100 cycles endurance

CIR CS-22-1301 for Strategic Radiation Hardened Field Programmable Gate Array

Cornerstone Initiative Request (CIR)

For

Strategic Radiation Hardened Field Programmable Gate Array (FPGA)

For

Government Fiscal Year 2022

Cornerstone Initiative Request (CIR) Number: CS-22-1301

Issued by:

Army Contracting Command - Rock Island


Cerfe Labs have been awarded 6 SBIR grants



DARPA MTO
Electronic Resurgence Initiative
2017-18



AFWERX: (AF/SF)
large devices for adaptable RF



Courtesy Prof. Bharat Bhuvu, U. Vanderbilt

Cerfe Labs have been awarded 6 SBIR grants



DARPA MTO
Electronic Resurgence Initiative
2017-18



AFWERX: (AF/SF)
large devices for adaptable RF



DoE QIS
(Quantum Information Systems)

VLSI 2022

A 0.31V V_{min} Cryogenic SRAM in 14 nm FinFET for Quantum Computing

R. Joshi, J. Timmerwilke, K. Tien, M. Yeck, S. Chakraborty
IBM T. J. Watson Research Center, Yorktown Heights, NY 10598
rvjoshi@us.ibm.com


Abstract- A fully functional compile-able 4.1Kb 6T SRAM macro in 14nm FinFET technology targeting low-voltage cryogenic operation with a configurable multi-supply boosting capability with VCS_{min} of 0.23V (room temperature) and 0.31V (6K) is demonstrated.

technique, which combines boosting with power gating. A unique standard cell inverter-based approach is taken: the basic circuit consists of two opposite polarity FETs in parallel, connected between the fixed external voltage and the virtual supply node, with the PFET acting as header and NFET as the

Phases of technology maturity



Flash Memory Summit



Forward plans




- Trusted commercially relevant prototypes with CeRAM integrated on commercial CMOS

- IPE and SCALPEL
- Morphology effects
- Add HfO (PVD)



- Materials science researchers and lab
- CeRAM transfer underway

- Add HfO (ALD)
- Extreme Harsh characterization
- Theory and failure mechanisms
- Sub-20nm scaling
- RF



- Cryogenics, physics, spectroscopy

Open to collaborations

To learn more:

Email: greg.yeric@cerfelabs.com

Website: www.cerfelabs.com

Link to publication
(open access)




APL Materials

Universal non-polar switching in carbon-doped transition metal oxides (TMOs) and post TMOs

Cite as: APL Mater. 10, 040904 (2022); <https://doi.org/10.1063/5.0073513>

Submitted: 30 September 2021 • Accepted: 07 April 2022 • Published Online: 27 April 2022

 C. A. Paz de Araujo, Jolanta Celinska, Chris R. McWilliams, et al.


COLLECTIONS

Paper published as part of the special topic on [Materials Challenges for Nonvolatile Memory](#)




Thank You

So far, the “emerging NVM’s” are niche




ReRAM
1967-



Filament
Oxygen vacancies (OxRAM)
Metal ions (CBRAM)


- Randomness
- Low endurance
- Lack of scalability

PCM
1968-



- Temperature limits
- Drift
- Thermal disturb
- Power



MRAM
1984-




- Complexity / yield
- Low on/off signal
- Retention / speed tradeoff
- Magnetic disturb
- Scaling difficulties



Typical results from 5um diameter devices
(best case is 15,000)



Now add carbon doping



Goal: The most universal NVM

	CeRAM	Next Year's Update
Scalability	<5 nm logic node*	15nm diameter proof
Multi-Level Cell	Yes	
Mask Cost	2	
Required voltage	< 1.5V	
Write speed	< 2nS*	< 1 nS testing
Write energy	< pJ/bit	< 100 fJ/bit
Access	Byte	
Low temp operation	< 0.9K*	
High temp operation	> 200°C*	300 °C
High Temp Retention	185°C*	300 °C
Harsh environment	Immune to radiation	heavy ions and mag field
Tamper resistant	MLC, EMP, Rowhammer proof	
Endurance (# cycles)	10 ⁴	10 ⁶