



Flash Memory Summit

Persistent xSPI STT-MRAM Memory Device enabled with both Serial SRAM and NOR Flash Protocol

Syed M. Alam, PhD

Sr. Director of Design


Everspin Technologies, Inc.

Forward-Looking Statements

This presentation contains “forward-looking statements” that involve risks, uncertainties and assumptions. If the risks or uncertainties materialize or the assumptions prove incorrect, our results may differ materially from those expressed or implied by such forward-looking statements. All statements other than statements of historical fact could be deemed forward-looking statements, including, but not limited to: any estimates of addressable market size and our ability to capture that market, market trends and market opportunities, customer growth, product availability, technology developments, or other future events; any statements about historical results that may suggest future trends for our business; any statements regarding our plans, strategies or objectives with respect to future operations or business performance; any statements regarding future economic conditions; and any statements of assumptions underlying any of the foregoing. These statements are based on estimates and information available to us at the time of this presentation and are not guarantees of future performance. Actual results could differ materially from our current expectations as a result of many factors, including, but not limited to: market adoption of our products; our limited operating history; our ability to raise capital; our history of losses; our rate of growth; our ability to predict customer demand for our existing and future products; our ability to hire, retain and motivate employees; the effects of competition, including price competition; technological, regulatory and legal developments; and developments in the economy and financial markets. We assume no obligation, and do not intend, to update these forward-looking statements, except as required by law.

- MRAM introduction
 - Advantages and Applications
- Introducing the fastest xSPI STT-MRAM
 - Design and Technology Advances
- Write Speed and Energy Advantages
- Conclusion

MRAM for Persistence in Working Memory



MRAM COMBINES PERFORMANCE OF MEMORY WITH PERSISTENCE OF STORAGE



- **Non-Volatile:** Maintains data without power or refresh
- **Fast:** Read/write similar to DRAM
- **Endurance:** Handles memory workloads

MRAM Generations





Flash Memory Summit

- Toggle MRAM uses a magnetic field for switching
 - *Limits scaling due to constant magnetic field*
- Spin-transfer torque (STT) MRAM enables scaling to Gb densities



STT-MRAM Bitcell




- Magnetic Tunnel Junction (MTJ) with
 - Logic 1 – high resistance state
 - Logic 0 – Low resistance state
- Spin-transfer Torque (STT) current based switching between logic states
 - Direct torque transfer (Logic 1 to 0 switch)
 - Reflective torque transfer (Logic 0 to 1)
- MR (magnetoresistance) based read

$$MR = \frac{R_1 - R_0}{R_0}$$


STT-MRAM – Easy Integration with CMOS

On Axis Integration, 1Gb STT-MRAM



MRAM Layer Additions

Layer	Symbol	Label
MVia		MVia
TJ		TJ
Trench		Trench
Msk1		Msk1
Msk2		Msk2
Msk3		Msk3





STT-MRAM in
GlobalFoundries' 28nm CMOS technology

Comparison of MRAM with Other Memories

				Emerging NVM w/ Production Proven Quality				In Development	
	SRAM	DRAM	3D NAND Flash	Toggle- MRAM	STT-MRAM	ReRAM	PCRAM	FeFET	NRAM (CNT)
Nonvolatility	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Endurance (cycles)	Unlimited	Unlimited	$10^3 - 10^5$	Unlimited	$10^9 - 10^{15}$ Unlimited	$10^5 - 10^9$	$10^6 - 10^9$	$10^4 - 10^5$	10^{15}
Write speed (ns)	< 1	1 – 10	$10^5 - 10^6$	1-10	1 – 100	$10 - 10^5$	$100 - 10^4$	10	10
Memory capacity	Small – Medium	Large	Large	Small	Medium	Small – Large (demo 32Gb)	Medium – Large	Small (demo 32Mb)	Small (demo 16Mb)

- Among new memories: MRAM, ReRAM, and PCRAM, MRAM has longer cycling endurance and faster write → SRAM or DRAM like usage



Everspin MRAM Products and Market



Multiple products by optimizing Technology and Design Architecture

Specifications for Newest STT-MRAM

	ST-DDR4	xSPI
Supply voltage	1.2V	1.8V
Density	1Gb	64Mb base, 8-256Mb option
Package	10x13	6x8
Clock frequency	667 MHz	Up to 200 MHz
Number of IOs	16	1,2,4,8
Bandwidth	2.6 GB/s	Up to 400 MB/s
Temperature range	0°C to +85°C	-40°C to +85°C
Data retention	70°C 3mo	85°C 10yr
Endurance	>1e10 cycles	>1e15 cycles
Bit Error rate	<1e-11	<1e-15



Not drawn to scale. Both products on GlobalFoundries 28nm CMOS

New

xSPI STT-MRAM


- Standard interface and meets reliability for industrial market
- Larger density vs current standard; both SRAM and NOR protocol enabled

MTJ Fast Write enables Bus Speed Non-Volatile Write



Flash Memory Summit

Serial interface signal protocol for read and write commands



IO modes: 1, 2, 4 or 8

STR: Single transfer rate – bits transfer at clock rising edge

DTR: Dual transfer rate – bits transfer at both clock edges

NOR/NAND Flash approach


- Page buffer is written while chip is selected (CS/ low)
- Actual non-volatile write occurs after CS/ high with busy flag for 100s of μ s

Everspin xSPI STT-MRAM approach

- Non-volatile write occurs while chip is selected (CS/ low) at data bus speed
- 200MHz clock (CK) in Octal DTR enables 400MB/s write bandwidth

Architecture for Both SRAM and Flash like Interface

64Mb xSPI functional block diagram



- Two bank architecture with independent datapath and timing control
- xSPI Interface block controls bank overlap timing for different IO modes
 - Single, dual, quad, and octal w/ STR or DTR


Protocol Feature	Serial SRAM-like (baseline)	Serial NOR-like (additional)
Program	Byte program with write 0 and 1	+ 2kbit page emulation
Erase	Not needed	Optional Erase commands
Read / Write speed	Symmetric with clocked data rate	+ busy flag for only 10s of ns

MTJ Technology Improvements




Flash Memory Summit

32% higher MR with new Stack



- Faster read timing
- Low read BER at hot temperature

Critical switching Vc is unaffected to enable fast writes



- Good switching distribution *down to 5ns* write pulse
- Zero fails line show BER floor in 100x repeat full 64Mb test

Write Time and Energy Advantage



Flash Memory Summit


xSPI STT-MRAM is fast and write energy efficient

- Up to 20ns write pulse with concurrent write 0, 1
- No write-verify
- No Erase needed

Write time comparison with selected NOR Octal SPI products


	Macronix MX25* [7]	GigaDevice GD25LX* [8]	Infineon S28H*[9]	xSPI STT- MRAM
Page buffer size (bytes)	256	256	256	256
PGM time typ / max (us)	150 / 750	400 / 1200	430 / 2175	0.64 / 0.64
Erase sector size (bytes)	4k	4k	4k	Erase not necessary
Erase time typ / max (ms)	25 / 400	30 / 400	42 / 335	

Up to 4 orders less write energy/bit in
xSPI STT-MRAM




Application Use Cases Example

Unified NV Memory supporting high speed read & writes



Fast OTA FPGA configurations



The xSPI product family, with 400MB/s write performance, can easily support very fast downloads, saving power and simplifying the software management.


Conclusion

- Everspin continues to innovate and expand successful commercialization of MRAM with this introduction of xSPI STT-MRAM product
- JEDEC compliant with both Serial SRAM and NOR Flash-like protocol in xSPI STT-MRAM
 - Up to 400MB/s symmetric read and write bandwidth
 - Industry standard 24-BGA and 8-DFN packages
 - Ease of adoption in industrial, embedded, and FPGA applications
- STT-MRAM technology and design advances enable:
 - No erase commands needed
 - Fast write without write-verify
 - Up to 4 orders of write energy advantage over Serial NOR products

Acknowledgements

- Everspin Technologies, Inc.:
 - Design, Technology R&D, Product, and Marketing groups
- Partners for STT-MRAM Manufacturing & Development





Thank you.