

# Fabric accelerators for NVMe-oF and NVMe/TCP storage arrays with MRAM

# Pankaj Bishnoi

Director of Business Development Everspin Technologies

Flash Memory Summit 2019 Santa Clara, CA



©2019 Everspin Technologies. All rights reserved.



# **Drivers of Modern Compute Architectures**



Flash Memory Summit 2019 Santa Clara, CA

![](_page_1_Picture_4.jpeg)

2

![](_page_2_Picture_0.jpeg)

# **High Performance Network / Fabric Drivers**

#### Increasing Interface speeds

- 40 Gbps
- 50 Gbps
- 100Gbps+

## Leading network technologies

- RoCE (RDMA over Converged Ethernet)
- InfiniBand (RDMA based)
- Low latency TCPDirect

## New generation of acceleration (CPU & Storage Offloads)

- NVMeOF target offload
- NVMe/TCP offload
- RoCE protocol offload
- TCP/UDP/IP stateless offload
- Block level encryption

![](_page_2_Picture_16.jpeg)

![](_page_2_Picture_17.jpeg)

Flash Memory Summit 2019 Santa Clara, CA

![](_page_3_Picture_0.jpeg)

# **Fabric Accelerator Purpose**

## Higher Performance & Agility

- Provide sub-µSec latency from wire to application data persistence
  - Kernel bypass
  - Host CPU bypass
  - Host memory bypass
  - Peer-to-Peer data transfers
  - RDMA termination
- Offload CPU computation cycles
- Customer configurable offload engines
  - ARM CPU code or FPGA code
- Provide higher write/read data throughput
- Enable simpler, lower power and lower cost appliance designs
  - Without need for x86 Server CPUs i.e. target ARM

![](_page_3_Picture_16.jpeg)

![](_page_4_Figure_0.jpeg)

### NVMe Target System

![](_page_4_Picture_2.jpeg)

![](_page_5_Picture_0.jpeg)

## What is STT-MRAM Persistent Memory?

![](_page_5_Picture_2.jpeg)

![](_page_5_Picture_3.jpeg)

## PERSISTENCE

Maintains memory contents without requiring power

## PERFORMANCE

SRAM & DRAM-like performance with low latency

![](_page_5_Picture_8.jpeg)

## **ENDURANCE**

Superior durability supports memory workloads without sophisticated management

![](_page_5_Picture_11.jpeg)

## RELIABILITY

Best-in-class robustness designed and tested for extreme conditions

Flash Memory Summit 2019 Santa Clara, CA

![](_page_5_Picture_15.jpeg)

![](_page_6_Picture_0.jpeg)

## **1Gb STT-MRAM Device Characteristics**

![](_page_6_Figure_2.jpeg)

Flash Memory Summit 2019 Santa Clara, CA

©2019 Everspin Technologies. All rights reserved.

7

![](_page_7_Picture_0.jpeg)

## **STT-MRAM Value Proposition**

![](_page_7_Figure_2.jpeg)

## **NVMe Target System**

Flash Memory Summit 2019 Santa Clara, CA

![](_page_7_Picture_5.jpeg)

![](_page_8_Picture_0.jpeg)

# **STT-MRAM Value Proposition & Benefits**

- Higher Performance with Bypass Assist
  - Acts as power loss protected write burst data buffer on the fabric/network controller card for offload engines
  - Providing at point persistent write data completion
  - Eliminates the multi-microseconds latency path (host CPU Kernel host memory application storage stack persistent device) before data can be committed to a persistent device
  - Act as a persistent RDMA burst buffer. Must investigate opportunity related to SNIA Proposed extensions for RDMA commit aka "RDMA Flush"
- Provide bigger working persistent memory region on offload device
- **No Batteries –** Natively power loss protected persistent memory
- NVMe-oF & NVMe/TCP Competitive Differentiation
  - Eliminates need of a NVDIMM based server w/ software and chipset complexity. Can be deployed to millions of existing installed base of servers world wide
- Flexible and profitable selling
  - Get higher operating margins
  - Monolithic or Upgrade Option (Low risk)

STT-MRAM reduces latency of NVMe-OF or NVMe/TCP by providing at point power loss protected persistent write data completion buffer

![](_page_8_Picture_16.jpeg)

![](_page_9_Picture_0.jpeg)

# Backup

Flash Memory Summit 2019 Santa Clara, CA

![](_page_9_Picture_3.jpeg)

©2019 Everspin Technologies. All rights reserved.

![](_page_10_Picture_0.jpeg)

Santa Clara, CA

# **STT-MRAM:** Usage Models and Application Fit

![](_page_10_Figure_2.jpeg)

©2019 Everspin Technologies. All rights reserved.

![](_page_11_Picture_0.jpeg)

# **STT-MRAM:** Low Latency Write Burst Buffer

GET HIGHER OVERALL SYSTEM APPLICATION PERFORMANCE BY USING STT-MRAM AS WRITE BUFFER

![](_page_11_Figure_3.jpeg)

- Variable Rate
- Bursts
- Latency sensitive

Persistent write buffer

#### **Application Requirements**

Power Loss Protection Persistent Data Low Latency & High Performance

![](_page_11_Picture_10.jpeg)

©2019 Everspin Technologies. All rights reserved.

![](_page_11_Picture_12.jpeg)

Written to in big block sizes

![](_page_11_Picture_14.jpeg)