

Using Functional Verification in Testing NVMe SSD Controller Designs

August 2019 Vikas Tomar Product Engineer

Questa Verification IP





- Functional verification
 - Definition
 - Methods
- NVMe SSD Controller
 - Typical Communication in NVMe Controller
 - What needs verification
- NVMe Controller Verification Challenges
 - Controller configuration
 - Extensive features
 - Conformance and interoperability
 - Test creation and Debug
- Components of verification solution
 - Test plan
- Technique
 - Effective coverage closure
 - Effective debug



Functional Verification

- Verify RTL's confirmation to specification
 - "Does design do what is intended"
 - Most time and effort consuming part of Design Verification process
 - Various steps included "None sufficient"
- Methods
 - Simulation
 - Emulation
 - Formal



Functional Verification -Simulation

- Simulation helps in verifying the design early
 - Major components
 - Testplan => Define verification
 - Stimulus => Generating scenarios(+ive and -ive)
 - Assertions => Protocol adherence
 - Coverage => Verification closure
 - Benefits
 - Start early
 - Standard methodology and verification components available



Functional Verification -Simulation

Generic UVM based Simulation Testbench





NVMe SSD controller

- NVMe controller provides
 - Queue based access to Non volatile media
 - Data transfer is conducted using Register read writes
 - For Data transfer NVMe promises
 - Lower Latency
 - High throughput
 - High number of IOPS
- NVMe SSDs are benchmarked
 - Combination of above under various test loads
- Functional verification for NVMe Controller SSD
 - Specification adherence and competitive performance



NVMe SSD controller

- Typical communications in NVMe SSD controller
 - PCIe related communication
 - Discovery of controller (PCIe PF and VF)
 - Interrupt management
 - Register implementation and mapping
 - TX and RX data paths
 - Data transfer to the Flash interfaces
 - Data transfer to DDR interfaces (on chip memory)
 - On-chip communications

What to verify ??

Flash Memory Summit

- Complete NVMe SSD subsystem verification can be divided into below categories
 - Link Level verification (PCIe)
 - Interrupts (MSI, MSIx)
 - PCIe power management (Various Power saving states)
 - Resets
 - PCIe and NVMe resets
 - NVMe Controller Register Level verification
 - Register values
 - Action on register access
 - Queue Interface
 - Queue creation/deletion, Doorbell, Empty/Full conditions

performance impacts of

- Queue location and data access
- Queue starving*
- Data transfer between Host and controller
 - Data Access direction
 - Extra RD/WR on PCIe interface*



What to verify ??

- Command Level
 - Admin and IO command
 - Autonomous commands like Abort, Event notifications
 - Possible completion status
- Data structure access
 - PRP (Offsets for PRP1 and PRP2)
 - SGL (Various Descriptors)
- Data structure Values
 - Identify data structures
 - Name space data structures
 - Log pages access
- Feature verification
- Error handling verification



NVMe Controller verification Challenges

- Large Configurations space
 - Behavior of a NVMe operation depends on the combination of various parameter
 - SSD Namespace characteristics
 - Controller and Identify data structures
 - Similarly NVMe SSD can show different performance statistics depending upon
 - Feature enabled by host
 - Queues created by host
 - Parameters related to data transfer selected by host
 - The combination of all above parameters can exponentially increase
 - Number of test cases
 - Time and effort
 - Such large combination is very hard to
 - Create and cover with fast deadlines
 - Estimate the verification closure time



NVMe Controller verification Challenges

- Extensive feature support
 - Almost 40 TPs added in NVMe 1.4 specification
 - 27(Not including Fabrics) number of TP's are in various development stages
 - Challenges:
 - Features affecting existing features
 - Features like CMB and PMR changed the direction of data access.
 - These operation affects the existing test scenarios and expand the verification space
 - Feature verification
 - Each feature requires extensive planning
- Interoperability and Conformance
 - Affected by
 - Large configuration space
 - New features
 - Various platforms



NVMe Controller verification Challenges

- Stimulus generation
 - With so many parameter in picture
 - Impossible to create directed scenarios
 - Randomization helps but do not solve the problem
 - Commands field interdependency
- Debug
 - Hard to investigate a suspicious transaction
 - Traffic on PCIe bus
 - Data transfer for commands running in parallel for multiple queues
 - Address based transactions
 - Hard to relate a PCIe transaction to a NVMe command.



Components of Verification solution

- Test plan
- Coverage
- Stimulus
 - Random
 - Feature wise
- Assertions
- Callbacks
- Monitor
- Debugger/Logger





- Test plan Requirement
 - Controller configuration Test plan
 - SSD Name space (NS DS)
 - Command support
 - Host configuration Test plan
 - Covering the possible host configurations
 - NVMe Protocol Events Test Plan
 - Specification mapped feature wise Test plan covering
 - Controller register space field access
 - Queue operations
 - PCIe Features
 - NVMe Features
 - Standard Compliance Testplan



Sample Test Plan

Section	Title	Description	Link	Туре	Weight Goal			
1	Introduction				0 0			
2	System Bus (PCI Express) Registers				0 0			
3	Controller Registers	This section describes the Controller registers that are			1 100			
3.1	Register Definition				0 0			
3.1.1	Offset 00h: CAP – Controller Capabilities	This register indicates basic capabilities of the controller to host			0 0			
3.1.1.1	Offset 00h: CAP – MPSMAX (RO Bits 55:52)	This field indicates the maximum host memory page size that	ctrl_reg_cvg,*:cap_mpsmax	Coverpoint	1 100			
3.1.1.2	Offset 00h: CAP – MPSMIN (RO Bits 51:48)	This field indicates the minimum host memory page size that	ctrl_reg_cvg,*:cap_mpsmin	Coverpoint	1 100			
3.1.1.3	Offset 00h: CAP – CSS (RO Bits 44:37)	This field indicates the I/O Command Set(s) that the controller	ctrl_reg_cvg,*:cap_css	Coverpoint	1 100			
3.1.1.4	Offset 00h: CAP – NSSRS (RO Bit 36)	This field indicates whether the controller supports the NVM	ctrl_reg_cvg,*:cap_nssrs	Coverpoint	1 100			
3.1.1.5	Offset 00h: CAP – DSTRD (RO Bits 35:32)	Each Submission Queue and Completion Queue Doorbell	ctrl_reg_cvg,*:cap_dstrd	Coverpoint	1 100			
3.1.1.6	Offset 00h: CAP – Timeout (RO Bits 31:24)	This is the worst case time that host software shall wait for	ctrl_reg_cvg,*:cap_timeout	Coverpoint	1 100			
3.1.1.7	Offset 00h: CAP – AMS (RO Bits 18:17)	This field is bit significant and indicates the optional arbitration	ctrl_reg_cvg,*:cap_ams	Coverpoint	1 100			
3.1.1.8	Offset 00h: CAP – CQR (RO Bit 16)	This field is set to '1' if the controller requires that I/O	ctrl_reg_cvg,*:cap_cqr	Coverpoint	1 100			
3.1.1.9	Offset 00h: CAP – MQES (RO Bits 15:0)	4.1 Submission Queue & Completion Queue Definition	This section describes Head and Tail entry pointers which				1	1
3.1.2	Offset 08h: VS – Version		correspond to the Completion Queue Head Doorbells and					1
3.1.3	Offset 0Ch: INTMS – Interrupt Mask Set	44 Output size Tail devokall ve date	the Submission Queue Tall Doorbells registers. The	and the state of t		0	<u> </u>	L
3.1.4	Offset 10h: INTMC – Interrupt Mask Clear	4. I Submission Tail doorbeil update.	ine submitter of entries to a queue uses the current fail entry mem_strct_	t_cvg,":updt_tail_doorbeil		Coverpoint	1	1 1
3.1.5	Offset 14h: CC – Controller Configuration		submitter increments the Tail entry pointer after submitting the					1
3.1.5.1	Offset 14h: CC - I/O Completion Queue Entry Size (RW bits	4.1.01 IO Submission Queue Tail Entry rollover.	If the Tail entry pointer increment exceeds the gueue size, the mem strct	t cvg,*:zero sq tail entry		Coverpoint	1	1
		· · · · · · · · · · · · · · · · · · ·	Tail entry shall roll to zero.					1
3.1.5.2	Offset 14h: CC - I/O Submission Queue Entry Size (RW bits							
	19:16)	4.1.02 Completion Queue Head doorbell update.	The consumer of entries on a queue uses the current Head entry mem_strct_	t_cvg,*:updt_head_doorbell		Coverpoint	1	1
3.1.5.3	Offset 14h: CC - Shutdown Notification (RW bits 15:14)		pointer to identify the next entry to be pulled off the queue. The					1
		4 1 03 IO Completion Queue Head Entry reliaver	If the Head aptry pointer increment exceeds the guoue size, the mem strat	and *: zero og head entry		Coverneint	- 1	1
3.1.5.4	Offset 14h: CC - Arbitration Mechanism Selected (RW bits	4.1.05 TO Completion Queue nead Entry follover.	Head entry pointer shall roll to zero.	mem_suci_evg, .zelo_eq_neau_entry			1	1 '
								1
3.1.5.5	Offset 14h: CC - Memory Page size (RW bits 10:7)	4.1.04 Order of Submission Queue and Completion Queue creation.	Host software shall create the Completion Queue before creating mem_strct_	t_cvg,*:sq_id_after_cq_id		Coverpoint	1	1
			any associated Submission Queue. Submission Queues may					1
			be created at any time after the associated Completion Queue					L
		4.1.05 Order of Submission Queue and Completion Queue deletion.	Host software shall delete all associated Submission Queues mem_strct_	t_cvg,*:cq_id_del_cmd		Coverpoint	1	1
3.1.5.6	Offset 14h: CC - I/O Command Set Selected (RW bits 6:4)		phor to deleting a Completion Queue. (Knowledge of SQ ID associated with CO ID is must)					1
		4 1 06 Empty Queue	The queue is Empty when the Head entry pointer equals the Tail mem struct	cva * empty queue		Covernoint	1	1
		Linky wood	entry pointer.	_org, comply_doodo		Corospond		1
2157	Offect 14h: CC Enable Set (B)W bit 0)							1
3.1.5.7	Oliset 14h. CC - Ellable Set (RW bit 0)	4.1.2 Full Queue	The queue is Full when the Head equals one more than the Tail. mem_strct_	t_cvg,*:full_queue		Coverpoint	1	1
			The number of entries in a queue when					1
			tull is one less than the queue size.			4		<u> </u>
3.1.5.8	Offset 14h: CC - Enable Clear (RW bit 0)	4.1.3 Queue Size					0	
		4.1.4 Queue Identifier	Each queue is identified through a 16-bit ID value that is mem strct	t cva.*:diff sa id		Coverpoint	1	1
			assigned to the queue when it is created.					
		4.1.5 Queue Priority					0	



Techniques for effective coverage closure

- Testbench configuration:
 - Should be generated using a constrained random class
 - Benefits
 - ✓ Constraints can be used for generating only valid configurations
 - ✓ Controllability to generated valid number of predictable configurations
 - ✓ Any coverage closure tool can be used to have closure on verification from configuration aspect

Configurable Stimulus

- Initialization Sequences
 - Num queues, MPS
 - Queue location
 - Interrupt
- All Sequences
 - BDF/Controller ID
 - NS ID
- Callback control for error handling
 - Command

Santa Clara, CA August 2019 Data and data structure



Techniques for Effective Debug

- Monitor:
 - Should watch address space independently
 - Should check for any unnecessary PCIe RD/WR.
- Logger
 - Should be able to correlate all pcie transactions under single NVMe transaction
 - Should be able to highlight any unknown address access
 - Should show the direction of the transfer
- Performance statistics
 - Latency, throughput and lops can be calculated.
- Configurable assertion
 - E.g. Assertions can be added for checking latency for a queue entry with timeout



Loggers

Intuitive loggers can reduce the debug time.

DEBUG ID	BDF	S	R w	TYPE	SQID	CQID	REG_NAME	CMD /	MISC	CID	PS	PRP2	PRP1	NSID	STS/SLBA/PC	ADDR
		¦ ĉ					QENTRY	REG_DATA				SGL1[39:32]	SGL1[31:24]		 	
	0100	I H	R	REG			CAP	0102FFFF								000000000000000000000000000000000000000
	j 0100	įн.	İRİ	REG	i	I	i i	00100030	j		j					000000000000000000000000000000000000000
	j 0100	јн.	İRİ	REG	i i	i i	CSTS	00000000			j					0000C0000000001C
	j 0100	įн.	İRİ	REG	j j	i i	CMBSZ	00000000	j		j				j	000000000000000000000000000000000000000
	j 0100	jн	i w i	REG	i i		AQA	000F000F	j		j				j	000000000000000000024
	j 0100	jн	i w i	REG	i i		ASQ	00000000	j		j				j	000000000000000000000000000000000000000
	j 0100	jн	i w i	REG	i i		i i	00000010	j		j				j	000000000000000000000000000000000000000
	j 0100	jн.	i w i	REG	j j	i i	ACQ	00000000	j		j				j	000000000000000000000000000000000000000
	j 0100	jн.	i w i	REG	i i	i i	i i	000000F	j		j				j	000000000000000034
	j 0100	įн	İRİ	REG	i	I	j ccj	00000000	j		j				j	000000000000000000000000000000000000000
	j 0100	įн.	i w i	REG	I		i cc i	00460001	j		i					000000000000000014
	j 0100	įн.	İRİ	REG	i i		CSTS	00000000	j		j					000000000000000000000000000000000000000
	j 0100	įн.	İRİ	REG	i i	i i	CSTS	00000001	j		j					000000000000000000000000000000000000000
	j 0100	įн.	i w i	REG	i i	i	SQ0TDBL	00000001	j		j					000000000000000000000000000000000000000
010000000000000000000000000000000000000	j 0100	j D	į r į	ASQ	i i		0	IDENTIFY	j CDS	0000	i PRP	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000	j	0000001000000000
010000000000000000000000000000000000000	j 0100	j d	iwi	CDS							i					000000000000000000000000000000000000000
010000000000000000000000000000000000000	j 0100	i D	iwi	ACQ			i 0 i		j 00001	0000	i				j GEN00	000000000000000000000000000000000000000
	j 0100	j D	iwi	INTR	I						i					0000001000000000
	j 0100	įн	i w i	REG	i i		INTMS	00000001	j		j					000000000000000000000000000000000000000
	j 0100	įн.	i w i	REG	I		CQ0HDBL	00000001	i		i					000000000000000000000000000000000000000
	j 0100	įн	iwi	REG			SQ0TDBL	00000002								000000000000000000000000000000000000000
	0100	į Η	i w i	REG			INTMC	00000001								000000000000000000000000000000000000000



Performance loggers

Flash Memory Summit			TDB TIME	į 1/	ÎAIL DOORBELL REGISTER UPDATE TIME						
 Performan 	ce logging			FSQE TIN TDB2SQE AVG TDB2 IOPS THROUGHI TDB2CQE	1E S(T/ 2SQE A) 2SQE A) NI 2UT AI R(SQE FETCH TIME TAILDOORBELL TO SQE FETCH TIME AVERAGE TDB2SQE TIME PER QUEUE NUMBER OF IO WR/RD OPERATIONS PER SECOND AMOUNT OF DATA TRANSFERRED IN MBPS ROUND TRIP TIME OF IO WR/RD COMMAND					
		DEBUG ID	BDF	QID PRIORITY	CMD	CID	TDB TIME	FSQE TIME	TDB2SQE		
QID PRIORITY 0000 URGENT 0001 URGENT 	AVG TDB2SQE 396071 426875 TDB2CQE(S)	(1000000000000000000000000000000000	0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100 0100	0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT	IDENTIFY IDENTIFY IDENTIFY IDENTIFY SET FR CRE_IO_CQ	0000 0001 0002 0003 0004 0005 0006 0007 0008 0008 0008 000B 000B	141782950 153167950 164747950 176142950 187527950 203797950 203797950 203797950 230640450 230640450 242605450 254620450 268340450 268340450 294950450	142180450 153565450 165142950 176537950 190605450 204192950 217722950 213035450 243000450 255015450 268735450 281757950 295345450	397500 395000 395000 395000 395000 397500 397500 397500 395000 395000 395000 395000 395000 395000		
BDI	F CMD AVG	. TDB2CQE	0100 0	0000 URGENT 0000 URGENT 0000 URGENT	CRE_I0_SQ CRE_I0_SQ CRE_I0_SQ	000E 000F 0000	308182950 321212950 334315450	308580450 321610450 334710450	397500 397500 395000		
010 010	9 WR 9 RD	2427500 1988751	0100 0100 0100 0100 0100	0000 URGENT 0000 URGENT 0000 URGENT 0000 URGENT	CRE_I0_SQ CRE_I0_SQ CRE_I0_SQ CRE_I0_SQ CRE_I0_SQ	0001 0002 0003 0004	347895450 360570450 373660450 386690450	348290450 360965450 374057950 387087950	395000 395000 397500 397500		
Santa Clara CA	rage IO	2208125	0100 0100 0100 0100	0001 URGENT 0001 URGENT 0001 URGENT 0001 URGENT	WR RD WR RD	0000 0001 0002 0003	400350450 403102950 405460450 408335450	400747950 403500450 405977950 408730450	397500 397500 517500 395000		

August 2019



QVIP @ Mentor

Complete Verification Solution:

Serial	AMBA®	Display		Ethernet		DRAM
QSPI	СНІ	HDMI 2.1	Automotive 1G	Automotive 100M	Automotive 10M	DDR5
SPI	AMBA LPI	HDMI 2.0	200/400G	100G	25/50G	DDR4
SPI 4.2	AXI5	HDMI 1.4	40G	10G	2.5/5G	DDR3
Smartcard	AXI4	DisplayPort	1G	100M	10M	DDR2
12C	AXI3	eDP	QSGMII	USXGMII	USGMII	LPDDR4
I3C	AHB5	V-by-One	RGMII	MLG	Preemption	LPDDR3
128	АНВ	CEC	Interlaken	MACSEC		LPDDR2
JTAG	APB3	HDCP				
UART			Mil-Aero	PCle®	NVMe	USB
SMRUS	Fl	ash	Spacewire	PCle 5.0	NoF 1.0	USB 3.2
30000	SDCard 6.0	eMMc 5.1	PCI	PCle 4.0	NVMe 1.4	USB TypeC
НВМ	SDIO 4.1	ONFI 4.1	SRIO	PCle 3.1	NVMe 1.3	USB PD
HBM2E	Toggle	UFS	1553b	PCle 2.1	NVMe 1.2	USB 3.1
HBM2	Parallel NOR	Serial NOR	Ot	USB 3.0		
DFI	Serial NAND		Contact Mentor for ac components	USB 2.0		





Visit us at Booth #136