ETH zürich

Carnegie Mellon University





SAFARI

FLIN:

Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives

Saugata Ghose Carnegie Mellon University



August 7, 2019 Santa Clara, CA

Executive Summary

- Modern solid-state drives (SSDs) use new storage protocols (e.g., NVMe) that eliminate the OS software stack
 - I/O requests are now scheduled inside the SSD
 - Enables high throughput: millions of IOPS
- OS software stack elimination removes existing fairness mechanisms
 - We experimentally characterize fairness on four real state-of-the-art SSDs
 - Highly unfair slowdowns: large difference across concurrently-running applications
- We find and analyze **four sources of inter-application interference** that lead to slowdowns in state-of-the-art SSDs
- FLIN: a new I/O request scheduler for modern SSDs designed to provide both fairness and high performance
 - Mitigates all four sources of inter-application interference
 - Implemented fully in the SSD controller firmware, uses < 0.06% of DRAM space
 - FLIN improves **fairness by 70%** and **performance** by **47%** compared to a state-of-the-art I/O scheduler





Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

Page 3 of 34

SAFARI



Back End: data storage

• Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)

SAFARI



Back End: data storage

- Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- Front End: management and control units



Back End: data storage

- Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- Front End: management and control units
 - Host-Interface Logic (HIL): protocol used to communicate with host



Back End: data storage

- Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- Front End: management and control units
 - Host-Interface Logic (HIL): protocol used to communicate with host
 - Flash Translation Layer (FTL): manages resources, processes I/O requests



Back End: data storage

- Memory chips (e.g., NAND flash memory, PCM, MRAM, 3D XPoint)
- Front End: management and control units
 - Host-Interface Logic (HIL): protocol used to communicate with host
 - Flash Translation Layer (FTL): manages resources, processes I/O requests
 - Flash Channel Controllers (FCCs): sends commands to, transfers data with memory chips in back end

Conventional Host–Interface Protocols for SSDs SAFARI

- SSDs initially adopted conventional host-interface protocols (e.g., SATA)
 - Designed for magnetic hard disk drives
 - Maximum of only *thousands* of IOPS per device



Host–Interface Protocols in Modern SSDs

- Modern SSDs use high-performance host-interface protocols (e.g., NVMe)
 - Bypass OS intervention: SSD must perform scheduling
 - Take advantage of SSD throughput: enables *millions* of IOPS per device



Fairness mechanisms in OS software stack are also eliminated Do modern SSDs need to handle fairness control?





Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

Page 11 of 34

Measuring Unfairness in Real, Modern SSDs

- We measure fairness using four real state-of-the-art SSDs
 - NVMe protocol
 - Designed for datacenters
- Flow: a series of I/O requests generated by an application

Representative Example: tpcc and tpce



average slowdown of *tpce*: 2x to 106x across our four real SSDs

SSDs do not provide fairness among concurrently-running flows SAFA

What Causes This Unfairness?

- Interference among concurrently-running flows
- We perform a detailed study of interference
 - MQSim: detailed, open-source modern SSD simulator [FAST 2018] https://github.com/CMU-SAFARI/MQSim
 - Run flows that are designed to demonstrate each source of interference
 - Detailed experimental characterization results in the paper
- We uncover four sources of interference among flows

Source 1: Different I/O Intensities

The I/O intensity of a flow affects the average queue wait time of flash transactions

The average response time of a low-intensity flow substantially increases due to interference from a high-intensity flow

 Similar to memory scheduling for bandwidth-sensitive threads vs. latency-sensitive threads

Source 2: Different Access Patterns

• Some flows take advantage of chip-level parallelism in back end



Even distribution of transactions in chip-level queues • Leads to a **low queue wait time**

Source 2: Different Request Access Patterns

• Other flows have access patterns that **do not exploit parallelism**



Flows with parallelism-friendly access patterns are susceptible to interference from flows whose access patterns do not exploit parallelism

Source 3: Different Read/Write Ratios

- State-of-the-art SSD I/O schedulers prioritize reads over writes
- Effect of read prioritization on fairness (vs. first-come, first-serve)



When flows have different read/write ratios, existing schedulers do not effectively provide fairness

Source 4: Different Garbage Collection Demands SAFARI

NAND flash memory performs writes out of place

- Erases can only happen on an entire **flash block** (hundreds of flash pages)
- Pages marked invalid during write

Garbage collection (GC)

- Selects a block with mostly-invalid pages
- Moves any remaining valid pages
- Erases blocks with mostly-invalid pages

 High-GC flow: flows with a higher write intensity induce more garbage collection activities

The GC activities of a high-GC flow can unfairly block flash transactions of a low-GC flow

Summary: Source of Unfairness in SSDs

- Four major sources of unfairness in modern SSDs
 - 1. I/O intensity
 - 2. Request access patterns
 - 3. Read/write ratio
 - 4. Garbage collection demands

OUR GOAL

Design an I/O request scheduler for SSDs that (1) provides fairness among flows by mitigating all four sources of interference, and (2) maximizes performance and throughput





Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

Page 21 of 34

FLIN: Flash-Level INterference-aware Scheduler SAFARI



- FLIN is a three-stage I/O request scheduler
 - Replaces existing transaction scheduling unit
 - Takes in flash transactions, reorders them, sends them to flash channel
- Identical throughput to state-of-the-art schedulers
- Fully implemented in the SSD controller firmware
 - No hardware modifications
 - Requires < 0.06% of the DRAM available within the SSD

Three Stages of FLIN



Stage 1: Fairness-aware Queue Insertion relieves I/O intensity and access pattern interference



Three Stages of FLIN



• Stage 1: Fairness-aware Queue Insertion relieves I/O intensity and access pattern interference

• Stage 2: Priority-aware Queue Arbitration enforces priority levels that are assigned to each flow by the host

Three Stages of FLIN



- Stage 1: Fairness-aware Queue Insertion relieves I/O intensity and access pattern interference
- Stage 2: Priority-aware Queue Arbitration enforces priority levels that are assigned to each flow by the host
- Stage 3: Wait-balancing Transaction Selection relieves read/write ratio and garbage collection demand interference





Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

Page 26 of 34

Evaluation Methodology

- Detailed SSD Simulator: MQSim [FAST 2018]
 - Protocol: NVMe 1.2 over PCIe
 - User capacity: 480GB
 - Organization: 8 channels, 2 planes per die, 4096 blocks per plane, 256 pages per block, 8kB page size

Download the Simulator and FAST 2018 Paper at http://github.com/CMU-SAFARI/MQSim



• 40 workloads containing four randomly-selected storage traces

- Each storage trace is collected from real enterprise/datacenter applications: UMass, Microsoft production/enterprise
- Each application classified as low-interference or high-interference

Sprinkler [Jung+ HPCA 2014]
a state-of-the-art device-level high-performance scheduler

- Sprinkler+Fairness [Jung+ HPCA 2014, Jun+ NVMSA 2015] we add a state-of-the-art fairness mechanism to Sprinkler that was previously proposed for OS-level I/O scheduling
 - Does not have direct information about the internal resources and mechanisms of the SSD
 - Does not mitigate all four sources of interference

FLIN Improves Fairness Over the Baselines



Fraction of High-Intensity Traces in Workload

FLIN improves fairness by an average of 70%, by mitigating *all* four major sources of interference

FLIN Improves Performance Over the Baselines SAFARI



Fraction of High-Intensity Traces in Workload

FLIN improves performance by an average of 47%, by making use of idle resources in the SSD and improving the performance of low-interference flows

Other Results in the Paper

- Fairness and weighted speedup for each workload
 - FLIN improves fairness and performance for *all* workloads
- Maximum slowdown
 - Sprinkler/Sprinkler+Fairness: several applications with maximum slowdown over 500x
 - FLIN: no flow with a maximum slowdown over 80x
- Effect of each stage of FLIN on fairness and performance
- Sensitivity study to FLIN and SSD parameters
- Effect of write caching







Background: Modern SSD Design

Unfairness Across Multiple Applications in Modern SSDs

FLIN:

Flash-Level INterference-aware SSD Scheduler

Experimental Evaluation

Conclusion

Page 32 of 34

Conclusion

- Modern solid-state drives (SSDs) use new storage protocols (e.g., NVMe) that eliminate the OS software stack
 - Enables high throughput: millions of IOPS
 - OS software stack elimination removes existing fairness mechanisms
 - Highly unfair slowdowns on real state-of-the-art SSDs
- FLIN: a new I/O request scheduler for modern SSDs designed to provide both fairness and high performance
 - Mitigates all four sources of inter-application interference
 - » Different I/O intensities
 - » Different request access patterns
 - » Different read/write ratios
 - » Different garbage collection demands
 - \bullet Implemented fully in the SSD controller firmware, uses < 0.06% of DRAM
 - FLIN improves **fairness by 70%** and **performance** by **47%** compared to a state-of-the-art I/O scheduler (Sprinkler+Fairness)

ETH zürich

Carnegie Mellon University







FLIN:

Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives

Saugata Ghose Carnegie Mellon University

Download our ISCA 2018 Paper at http://ece.cmu.edu/~saugatag/papers/18isca_flin.pdf



SAFARI

References to Papers and Talks

Page 35 of 34

Our FMS Talks and Posters

SAFARI

• FMS 2019

- Saugata Ghose, Modeling and Mitigating Early Retention Loss and Process Variation in 3D Flash
- Saugata Ghose, Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives
- FMS 2018
 - Yixin Luo, HeatWatch: Exploiting 3D NAND Self-Recovery and Temperature Effects
 - Saugata Ghose, Enabling Realistic Studies of Modern Multi-Queue SSD Devices
- **FMS 2017**
 - Aya Fukami, Improving Chip-Off Forensic Analysis for NAND Flash
 - Saugata Ghose, Vulnerabilities in MLC NAND Flash Memory Programming
- FMS 2016
 - Onur Mutlu, <u>ThyNVM: Software-Transparent Crash Consistency for Persistent Memory</u>
 - Onur Mutlu, Large-Scale Study of In-the-Field Flash Failures
 - Yixin Luo, Practical Threshold Voltage Distribution Modeling
 - Saugata Ghose, <u>Write-hotness Aware Retention Management</u>
- FMS 2015
 - Onur Mutlu, Read Disturb Errors in MLC NAND Flash Memory
 - Yixin Luo, Data Retention in MLC NAND Flash Memory
- FMS 2014
 - Onur Mutlu, Error Analysis and Management for MLC NAND Flash Memory

Our Flash Memory Works (I)

- Summary of our work in NAND flash memory
 - Yu Cai, Saugata Ghose, Erich F. Haratsch, Yixin Luo, and Onur Mutlu, <u>Error Characterization, Mitigation, and Recovery in Flash Memory Based</u> <u>Solid-State Drives</u>, *Proceedings of the IEEE*, Sept. 2017.

Overall flash error analysis

- Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, <u>Error Patterns in</u> <u>MLC NAND Flash Memory: Measurement, Characterization, and</u> <u>Analysis</u>, DATE 2012.
- Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman Unsal, and Ken Mai, <u>Error Analysis and Retention-Aware Error</u> <u>Management for NAND Flash Memory</u>, ITJ 2013.
- Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>Enabling Accurate and Practical Online Flash Channel Modeling for</u> <u>Modern MLC NAND Flash Memory</u>, *IEEE JSAC*, Sept. 2016.

Our Flash Memory Works (II)

• 3D NAND flash memory error analysis

- Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>Improving 3D NAND Flash Memory Lifetime by Tolerating Early</u> <u>Retention Loss and Process Variation</u>, SIGMETRICS 2018.
- Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, and Onur Mutlu, <u>HeatWatch: Improving 3D NAND Flash Memory Device Reliability by</u> <u>Exploiting Self-Recovery and Temperature-Awareness</u>, HPCA 2018.

Multi-queue SSDs

- Arash Tavakkol, Juan Gomez-Luna, Mohammad Sadrosadati, Saugata Ghose, and Onur Mutlu, <u>MQSim: A Framework for Enabling Realistic</u> <u>Studies of Modern Multi-Queue SSD Devices</u>, FAST 2018.
- Arash Tavakkol, Mohammad Sadrosadati, Saugata Ghose, Jeremie Kim, Yixin Luo, Yaohua Wang, Nika Mansouri Ghiasi, Lois Orosa, Juan G. Luna and Onur Mutlu, <u>FLIN: Enabling Fairness and Enhancing Performance in</u> <u>Modern NVMe Solid State Drives</u>, ISCA 2018.

Our Flash Memory Works (III)

- Flash-based SSD prototyping and testing platform
 - Yu Cai, Erich F. Haratsh, Mark McCartney, Ken Mai, <u>FPGA-based solid-state drive prototyping platform</u>, FCCM 2011.
- Retention noise study and management
 - Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Adrian Cristal, Osman Unsal, and Ken Mai, <u>Flash Correct-and-Refresh: Retention-Aware</u> <u>Error Management for Increased Flash Memory Lifetime</u>, ICCD 2012.
 - Yu Cai, Yixin Luo, Erich F. Haratsch, Ken Mai, and Onur Mutlu, <u>Data</u> <u>Retention in MLC NAND Flash Memory: Characterization, Optimization</u> <u>and Recovery</u>, HPCA 2015.
 - Yixin Luo, Yu Cai, Saugata Ghose, Jongmoo Choi, and Onur Mutlu, <u>WARM: Improving NAND Flash Memory Lifetime with Write-hotness</u> <u>Aware Retention Management</u>, MSST 2015.
 - Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, and Onur Mutlu, <u>Improving the Reliability of Chip-Off Forensic Analysis of NAND Flash</u> <u>Memory Devices</u>, *Digital Investigation*, Mar. 2017.

Our Flash Memory Works (IV)

Program and erase noise study

- Yu Cai, Erich F. Haratsch, Onur Mutlu, and Ken Mai, <u>Threshold Voltage</u> <u>Distribution in MLC NAND Flash Memory: Characterization, Analysis</u> <u>and Modeling</u>, DATE 2013.
- Y. Cai, S. Ghose, Y. Luo, K. Mai, O. Mutlu, and E. F. Haratsch, <u>Vulnerabilities in MLC NAND Flash Memory Programming:</u> <u>Experimental Analysis, Exploits, and Mitigation Techniques</u>, HPCA 2017.

Cell-to-cell interference characterization and tolerance

- Yu Cai, Onur Mutlu, Erich F. Haratsch, and Ken Mai, <u>Program</u> <u>Interference in MLC NAND Flash Memory: Characterization, Modeling,</u> <u>and Mitigation</u>, ICCD 2013.
- Yu Cai, Gulay Yalcin, Onur Mutlu, Erich F. Haratsch, Osman Unsal, Adrian Cristal, and Ken Mai, <u>Neighbor-Cell Assisted Error Correction for</u> <u>MLC NAND Flash Memories</u>, SIGMETRICS 2014.

Our Flash Memory Works (V)

SAFARI

Read disturb noise study

 Yu Cai, Yixin Luo, Saugata Ghose, Erich F. Haratsch, Ken Mai, and Onur Mutlu, <u>Read Disturb Errors in MLC NAND Flash Memory:</u> <u>Characterization and Mitigation</u>, DSN 2015.

Flash errors in the field

• Justin Meza, Qiang Wu, Sanjeev Kumar, and Onur Mutlu, <u>A Large-Scale</u> <u>Study of Flash Memory Errors in the Field</u>, SIGMETRICS 2015.

Persistent memory

• Jinglei Ren, Jishen Zhao, Samira Khan, Jongmoo Choi, Yongwei Wu, and Onur Mutlu, <u>ThyNVM: Enabling Software-Transparent Crash Consistency</u> <u>in Persistent Memory Systems</u>, MICRO 2015.

Referenced Papers and Talks

All are available at

- <u>https://safari.ethz.ch/publications/</u>
- <u>https://www.ece.cmu.edu/~safari/talks.html</u>

And, many other previous works on

- Challenges and opportunities in memory
- NAND flash memory errors and management
- Phase change memory as DRAM replacement
- STT-MRAM as DRAM replacement
- Taking advantage of persistence in memory
- Hybrid DRAM + NVM systems
- NVM design and architecture