



Flash Memory Summit

Annual Flash Controller Update

David McIntyre

@DavidSMcIntyre
#flashmem

1:1 Mtgs Text FMS to (408) 772-7044



Overview

- Data Center Drivers
- Memory Hierarchy Drivers
- Flash Controller Challenges
- Supporting Technologies



Flash Memory Summit

Data Center Trends



- **Hyper Converged Infrastructure**
 - Integrated Compute/Storage/Networking
 - Massive interconnectivity (25Gb to 100Gb)
 - Software managed virtualized resources

- **Hyper Scale**
 - Independent scaling of compute and storage resources
 - Good for elastic workloads, e.g. Hadoop, NoSQL
 - Acceleration As a Service



Hyperscaler Priority

Hyperscale in 2020

By 2020, Hyperscale Data Centers Will House:		Today:
47%	of all data center servers	21%
68%	of all data center processing power	39%
57%	of all data stored in data centers	49%
53%	of all data center traffic	34%

- Flash controllers must support hyperscale requirements (deterministic latency, performance/watt, endurance, reliability)



Flash Memory Summit

Data Center Trends



Storage

- Computational Storage
- Convergence of RAM/cache and SCM
- NVDIMM N and P
- NVMe-oF, NVMe/TCP



Compute

- GPU, TPU and FPGA accelerators



Networking

- Low latency, high performance RDMA networks
- 100Gbps+



Hybrid Cloud

- For lease and on premises-equipment



Data Center Applications

Hyperscale
Public Cloud

Enterprise
Private Cloud

Telco
Cloud / Edge

High Performance
Computing

Compute

Storage

Network

Financial
Analytics



Security



Genomics



Machine
Learning



Video
Transcoding




Big Data
Analytics






Flash Memory Summit

Supporting Infrastructure





Memory and Storage Tiering






Flash System Challenges

- Error correction costs increasing
- Endurance limits
- Slow write speeds continue
- IO bottlenecking
- Emerging NV technologies (MRAM, PCM, RRAM)
- Form Factors (M.2, EDSFF (E1.x, E3.x))


Price/Performance Gaps in Storage Technologies





Controller Trends- Intel Optane

- Separate Media Controllers
 - Silicon Motion SM2263: 1TB QLC NAND
 - Intel SSL3D: 32 GB Optane






Computational Storage

Flash Memory Summit

- Tightly coupled CSSD
 - Embedded CPU Cores
 - Hardware Accelerators
 - Memory
 - NAND Flash
- Purpose-built data paths
 - Any to any connectivity
 - 10X-100X Internal Bandwidth
- Distributed, Scale-out model




Adaptive Storage Acceleration

- Encryption
- Compression
- Data Dedupe
- RAID & Erasure codes
- Key-Value Offloads
- Database ETL & Query Offloads
- Spark-SQL / Map-Reduce
- Video / Image Transcoding, Processing and Delivery
- Search - Text, Image, Video etc.
- Stats / Counters
- Machine Learning




Computational Storage- Smart SSD





Computational Storage Controller Options






Flash Controller Opportunity

- SOC Integrated solution
- Hybrid Controller- SCM caching
- Deterministic Latency
- Flash Density and Performance (3D QLC)
- Byte addressable
- Opportunity for NAND to support load/store-driven data center applications (e.g. NVDIMM-P)




NVDIMM-N Controller Architecture



Anatomy of an NVDIMM

*Looks Like DRAM,
Acts Like Flash*




Backup and Restore Solution
Courtesy of Agigatech



NVDIMM-P

Flash Memory Summit

- NVDIMM-P
 - High capacity, transactional access DDR4/DDR5
 - Persistent memory
- Supported applications
 - Database caching
 - Enterprise storage
 - High Performance computing




Source: Gartner 2017

NVDIMM-P Target




Controller Options

Technology scaling favors programmability and parallelism





Flash Controller Technology Options



- Data center metric is performance/watt
- Performance, power efficiency and flexibility is required to support data center applications



Technology Comparison

Technology	Pros	Cons
CPU	Well established products	<ul style="list-style-type: none">• Limited cores for parallel processing• Power consumption
FPGA	Heterogeneous parallel processing Performance/Watt Flexibility	<ul style="list-style-type: none">• Rudimentary development environment• Inefficient per unit costing
GPU	Same task parallel processing Developer ecosystem	<ul style="list-style-type: none">• Power consumption• Leading variable types
ASIC	Highest Performance	<ul style="list-style-type: none">• High NRE• Custom design
ASSP	Custom Performance	<ul style="list-style-type: none">• Limited functionality




Error Correction Overview

Driving Factors for New ECC

- Increasing Bit errors in NAND Flash
- Soft error occurrences
- Decrease in write cycles
- RS, BCH overhead for data and spare area
- Increase use of Metadata in file systems
- Correction Overhead
- Gate count
- Requirement for no data loss

Comparing ECC Solutions

Features	BCH	LDPC
Gate Count	Low	Mid
Latency	Low	Medium
Tuneability	low	high
Soft Data	No	Yes







Flash Controller Support

IP	IO	Speed	Logic Density	Comments
ONFI 4.1	40 pins/ch	1200MT/s	5KLE/ch	NAND flash control, wear leveling, garbage collection
DDR4/5		6.4 Gbps	10KLE	Flash control modes available for NVDIMM
PCM			5KLE	PCM- Pending production \$
MRAM			5KLE	MRAM- Persistent memory controller
BCH			<10KLE	Baseline ECC standard
LDPC			50KLE+	Increased performance for FPGAs
PCIe	Gen 4x8	16 GT/s	HIP	Flash Cache



Flash Memory Summit

Typical SSD Controller Architecture




- Typical Attributes**
- Number of Ports 8 to 32
 - Pin Count 250 to 1000+
 - Power 1 to 3.5 Watts
 - Internal, External RAM

- Variations**
- Number of CPU's
 - Error Correction
 - Interfaces
 - Memory Type and Size

— AXI Interconnect
— APB Bus
— AXI for Memory

Coherent Networks Roadmap

- Cache coherency will continue to expand into SCM into SSD caches




Re: OFA.org




Changing of the Guard

Capacity Storage Revenue Flash vs. HDD (\$M)



Re: Wikibon

Units




Re: NVMeExpress.org



Controller Challenges Summary

- **Host Interface IO**
 - Gen Z, CCIX, OpenCAPI
 - PCIe Gen 5
 - NVMe-oF and NVMe/TCP
- **Application Requirements**
 - Deterministic latencies
 - Load/Store vs Block
 - Performance
 - Endurance
- **Hybrid Control**
 - 3D NAND, 2D NAND
 - Cache: 3DXpoint, MRAM





Flash Memory Summit

Summary

- Flash Control has extended into tiered subsystem management
 - Caching has extended into SCM, necessitating hybrid control
 - IO interfaces need to support fabric
 - Advancing geometries and process technologies require more and advanced error correction
 - Hyperscaler applications demand load/store performance with deterministic latency



Flash Memory Summit

Annual Flash Controller Update

David McIntyre

Text **FMS** to (408) 772-7044