

The future of RRAM : From Embedded Application to In Memory Computing and Beyond


Jianguo Yang


Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, China

Embedded Memory Application Scenarios Flash Memory Summit

- The System-on-a-chip (SOC) is widely used in IoT, industrial, Intelligent Edge Devices etc.
- Embedded memory is a basic component of the SOC, accounting for

more than 70% area.





Consumer Electronics Autonomous Cars






Flash Memory Summit 2019 Santa Clara, CA

Flash Memory Summit

Scaling Challenges

■ eFlash is facing major scaling challenges due to rising fabrication complexity/costs for technology nodes ≤ 28nm

In high-end processors and mobile AP will occur later due to more strict scalability requirements (≤ 14nm).



advanced process nodes are needed!

Flash Memory Summit 2019 Santa Clara, CA

3




Evolution of the Emerging Non-volatile Memory Market

Flash Memory Summit

- Compared to stand alone, the embedded emergingNVM market is relatively small,
- A few RRAM-based microcontrollers (MCUs) are available on the market
- All top foundries are now getting gready with 28/22nm technology processes for STT-MRAM


4




Market Entry Strategies

Modules Systems Stand-alone chip provider Flash Memory Summit Enterprise-Storage SMART" **Players** EVERSPIN alialia cisco IBM STT-MRAM IBM FlashCore[™] Module Hewlett Packard Micron (intel) (intel) 3D XPoint Optane[™] DIMM Bundle DELL (intel) Lenovo Xeon[™] Processor Embedded NVM IP** provider UMC SAMSUNG IoT, general purpose **©TDK** CROSSBAR EVERBPIN and automotive MCUs*** GLOBALFOUNDRIES' SMIC IBM integrators Panasonic Foundries Flash Memory Summit 2019 Santa Clara, CA Source: Yole

- Both small companies and big companies are focusing on emerging embedded memory
- In the embedded business, the top foundries including big IDMs are the key players







- □ Simple structure based on backend
- □ Strong scalability
- □ CMOS compatibility


Flash Memory Summit 2019 Santa Clara, CA


Flash Memory Summit

□ 3D feasibility





28 nm ReRAM Chip





IMECAS & SMIC			
Density :	1Mb		
Tech node :	28nm		
byte with veri	ccess to single		






Category		1T1R RRAM	
Device structure	Switch layer Material	TaOx	
	Electrode Material(BE/TE)	Cu/W	
Forming		1.5~3V	
VSet(V)		0.8 V~1.5V	
VReset(V)		-0.5 V~-1.5V	
R_HRS/R_LRS		>100	
Retention		10y@85C	
Cycling		1 M	
Cell Size		40nmx40nm	
Technology node		28nm	
Memory array size		1kb, 1Mb	
Processing temperature		<400C	
Drop-out Cause		Stuck at LRS	

Flash Memory Summit 2019 Santa Clara, CA Buffer

IEDM 2017, 2.4



3D RRAM




Flash Memory Summit 2019 Santa Clara, CA

IEDM 2017, IEDM 2015, p245; IEDM 2015, p253, IEDM 2016, p302, VLSI 2016, p84; IEEE EDL, 36, 129 (2015);

Embedded Memory for Computing


Flash Memory Summit



• High performance embedded memory is required

- Beyond Von Neumann (new) architecture in embedded application is required
- Always-on application requirement high energy efficiency-low power memories

In Memory Computing




The traditional information system adopts the architecture of separation of computing and storage. The data is transmitted between the CPU and the memory, and the power consumption is large and the speed is slow.

The IMC adopts the architecture of storage and computing together, which eliminates the data transmission process and greatly improves the information processing efficiency. 11

Memristor - ideal neuromorphic biomimetic device

Flash Memory Summit

Memrisitor: M-I-M structure, the resistance can be tuning under the applied voltage, its resistance value is non-volatile.




Storage and computation fusion: the resistance state is related to the excitation history and is non-volatile;

High parallelism: cross-array structure for easy interconnection; High energy efficiency: speed ~ ns, energy consumption <pJ; Flash Memory Summit 20 High-density integration: scaled down to the nm scale and easily integrated Santa Clara, CA in 3D.




Development and Challenge of Neuro Computing Based on Memristor




Nano Lett., 2010; Nat. Mater., 2011; Nature, 2015; Nat. Mater., 2016; Nat. Nanotechnol., 2016; Nat. Nanotechnol., 2017

Synaptic realization based on memristor


Flash Memory Summit DEVICE STUCTURE



Flash Memory Summit 2019Adv. Funct. Mater., 28, 1705320 (2018); IEEE Electron Device Lett., 38 (9), 1208 (2017); Nanoscale, 9, 14442 (2017); Nano Santa Clara, CA Research, 9, 18908 (2017).



Do Not Forget Security




Source: CISCO / National Cable & Telecommunications Association

- Billions of devices connected
- Strong demand for hardware secure communication
- Embedded memory play a key role in security
- TRNG & PUF with emerging memory is hot

Write Speed Variation of RRAM

Flash Memory Summit



Self adaptive write algorithm


Ref: Xiaoyong Xue et al., VLSI2012, Fudan

Speed(µs)

Both set and reset have large speed variation
Using reset speed variation as entropy source
Given long time to generate more response bits



Reset Time Variation







The Mechanism of Speed Variation

The fluctuation of Vo trap and de-trap. For oxide-based RRAM, the Vo traps line up to form a CF (conductive filament). Set and reset operation cause recombination (de-trap) and generation (trap) of Vo at the interface, which further leads to the connection and rupture of CF, respectively.


The Vo quantity after trap and de-trap is sensitive to PVTA variation among cycles and locations.



Self-adaptive write driver




PUF Circuit Implementation



 $\hfill\square$ The counter stop at the reset end point.


□ The RESET speed variation was translated into a digital response



The speed variation was translated to a 16 bits digital outputs
The digital bits were written back into arrays

RRAM Embedded Memory with TRNG


Flash Memory Summit




NIST TEST	P-value	Result
Frequency	0.412	PASS
Block Frequency	0.153	PASS
Cumulative Sums	0.551	PASS
Runs	0.743	PASS
Longest Runs of ones	0.583	PASS
FFT	0.514	PASS
Rank	0.397	PASS
Universal Statistical	0.093	PASS
Approximate Entropy	0.166	PASS
Linear complexity	0.045	PASS

Ref: 1. Jianguo Yang etc., ISCAS 2017 ;2. Jianguo Yang, ASICON 2015

- The physical characteristics of the RRAM itself have security features
- Embedded memory is also used as TRNG source



- Flash Memory Summit 2019 Santa Clara, CA
 - Embedded memory is also used as hardware security module





Thank you!



The future of RRAM : From Embedded Application to In Memory Computing and Beyond

Jianguo Yang

Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics of the Chinese Academy of Sciences, China