


Ceph Optimizations for NVMe

Chunmei Liu, Intel Corporation


Contributions: Tushar Gohad, Xiaoyan Li, Ganesh Mahalingam, Yingxin Cheng, Mahati Chamarthy



- Hardware vs Software roles conversion in performance
- Ceph introduction
- Intel's Ceph Contribution Timeline
- State of Ceph NVMe Performance
- Ceph performance bottleneck
- Intel Software package integrated in Ceph(ISA-L, QAT, DPDK, SPDK)
- Ceph software performance tuning
- Ceph OSD refactor







- Historical storage media: no issues
- 3D XPoint[™] media approaches DRAM
- Cycles spent on negating old media inefficiencies are now wasted



Ceph Introduction

- Open-source, object-based scale-out distribute storage system
- Software-defined, hardware-agnostic runs on commodity hardware
- Object, Block and File support in a unified storage cluster
- Highly durable, available replication, erasure coding
- Replicates and re-balances dynamically







Image source: http://ceph.com/ceph-storage







State of Ceph Performance (All-NVMe Backends)




Flash Memory Summit 2018 Santa Clara, CA

1 - https://www.intel.com/content/www/us/en/products/memory-storage/solid-state-drives/data-center-ssds/dc-p4500-series/dc-p4500-4tb-2-5inch-3d1.html



Ceph performance bottleneck



Santa Clara, CA



Intel Storage Software Ingredients

Intel® Intelligent Storage Acceleration Library (Intel® ISA-L)

storage-domain algorithms optimized from the silicon up

Storage Performance Development Kit (SPDK)

drivers and libraries to optimize NVM Express* (NVMe) and NVMe over Fabrics (NVMe-oF) OS agnostic, forward- and backwardcompatible: across entire Intel processor line, Atom® to Xeon®

Enhances Performance for

data integrity (CRC), security/encryption, data protection (EC/RAID), and compression



on	

Software Ingredients for Next-Gen Media

lockless, efficient components that scale to millions of IOs per second per core

User-space Polled-Mode Architecture open source, BSD licensed for commercial or open source projects







Intel Network Stack Software Ingredients

Intel® Data Plane Developer Kit (Intel® DPDK)

libraries and drivers that accelerate packet processing

Remote Direct Memory Access(RDMA)

memory-to-memory data communication

Flash Memory Summit 2018 Santa Clara, CA

Enhance Performance for User Space network stack

Receive and Send Packets Within the Minimum Number of CPU Cycles

User-space Polled-Mode Architecture open source, BSD licensed for commercial or open source projects

Software Ingredients for parallel computer clusters permits high-throughput, low-latency networking

User-space Polled-Mode Architecture

open source, BSD licensed for commercial or open source projects





•••	••
//C LANGUAGE	
#INCLUDE <stdio.h></stdio.h>	
INT MAINO	
PRINTF("HELLO WORLD\N"); RETURN 0;	
2	


Flash Memory Summit **Client Cache RBD** optimization **RBD** Client OSD messenger RDMA DPDK OSD Pglock PG RocksDB optimizations RocksDB Multithreaded KV commit bluestore SPDK NVMe Driver user space Kernel space Kernel driver Bypass Kernel hardware NVMe HDD NIC

Ceph Software Stack - Layering




SPDK NVMe Driver

- NVMe driver used in BlueStore.
 - User space NVMe drivers provided by SPDK to accelerate los on NVMe SSDs.



*Up to 6X more IOPS/core for NVME vs. Linux Kernel





• SPDK NVMe driver alone can't bring obvious benefit to Ceph

 $\label{eq:SPDK} \begin{array}{l} \mbox{$$\mathsf{SPDK}$} & (df46c41a4ca2edabd642a73b25e54dcb173cf976) \\ \mbox{$$\mathsf{Single image+ io job=1, iodepth-256$} \end{array} \end{array}$







Multi-kv-threads in bluestore

Bluestore threads

- One txc_aio_finish thread handle all ShardWQ threads non WAL aio write
- One deferred_aio_finish thread handle all ShardWQ threads WAL(deferred) aio write
- One kv_sync_thread handle rocksDB transaction sync
- One kv_finalize_thread handle transactions deferred_aio_submit
- One finisher thread handle client reply, this is set by configure file can be changed.
- Add multiple kv_sync_threads
 - Test fio+bluestore
 - Depends on parameter configuration
 - Some case better some case worse

- Add multiple kv_finalize_threads
 - Test fio+bluestore
 - Depends on parameter configuration






Flash Memory Summit 2018 Santa Clara, CA





RocksDB optimization

Flash Memory Summit

- A key-value database, improved by Facebook.
- · Based on LSM (Log-Structure merge Tree).
- · Key words:
 - ➤ Active MemTable
 - Immutable MemTable \geq
 - ➤ SST file
 - ≻ LOG
- Random writes 4k/16k. ٠
- Add a flush style: to delete ٠ duplicated entries recursively.







Default dedup 2

This means that any key that is repeatedly updated or any key that is quickly deleted will never leave the WAL. Both write/read performance in rocksdb is improved. Write can improve up to 15%, read can improve up to 38%. Bluestore IO performance is improved little.




- Pglog split
 - Move pglog out from RocksDB, and put it into raw disk.





Pglock expense



* Ceph latency analysis for write path

Flash Memory Summit 2018 Santa Clara, CA

* Performance Optimization for All Flash Scale-out Storage - Myoungwon Oh SDS Tech. Lab, †Storage Tech. Lab, SK Telecom




Cost for acquiring pglock

Threads * shard num	In ShardWQ (us)	Get pglock (us)	Cpu MGI –p r
2_5	138.42	10.64	blue
2_64	41.74	35.89	


Cpu cores :22 Processors:87 OSD: 1, Mon:1, MGR:1 on same server Pool size: 1 Rados bench -p rbd -b 4096 -t 128 10 write PG num: 64 bluestore

• Evaluate pglock influence in OSD performance





• DPDK user space network Stack(zero copy) used in Messenger (network)



• Fio rbd bs 4k io depth 32 time120 job4 rw



- RBD worker thread pool size limited to 1
 - Race conditions recently discovered forced this change. WIP to remove this limitation
- Resource contention between librbd workers
 - RBD cacher has a giant global lock WIP to redesign the client cache
 - The ThreadPool has a global lock WIP on async RBD client
- Per-OSD session lock
 - The fewer OSDs you have, the higher the probability for IO contention
- Single threaded finisher
 - All AIO completions are fired from a single thread -- so even if you are pumping data to the OSDs using 8 threads, you are only getting serialized completions.



OSD Refactor

- Local performance improvement not cause obvious benefit in ceph
 - Many queues and threads switch in an IO request loop
 - Many locks for synchronize between threads
 - Synchronous and asynchronous mixed process
- Ceph community think about other framework--Seastar
 - Shared-nothing design: Seastar uses a shared-nothing model that shards all requests onto individual cores.
 - High-performance networking: Seastar offers a choice of network stack, including conventional Linux networking for ease of development, DPDK for fast user-space networking on Linux, and native networking on OSv.
 - Futures and promises: An advanced new model for concurrent applications that offers C++ programmers both high performance and the ability to create comprehensible, testable high-quality code.
 - Message passing: A design for sharing information between CPU cores without time-consuming locking

OSD Refactor

- Based on Seastar asynchronous programming framework, all operations will be asynchronous
- Lockless, no any block in Seastar threads •



OSD Refactor Framework

Shared data pointer Shared Traditional threads start the data talk. alien::smp::poll_queues Alien::submit_t Seastar Seastar Seastar thread thread thread traditional thread Block task Lockless Lockless Lockless Async noblock Async Async update 2 noblock noblock 3 Seastar threads start the talk. Copy Shared inform std::condition_variable::notify_all() or data std::async() core core core core Update pointer



Thank you!

Questions?



Notices and Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. For more complete information about performance and benchmark results, visit http://www.intel.com/benchmarks.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/benchmarks.

Intel® Advanced Vector Extensions (Intel® AVX)* provides higher throughput to certain processor operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you can learn more at http://www.intel.com/go/turbo.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

The benchmark results may need to be revised as additional testing is conducted. The results depend on the specific platform configurations and workloads utilized in the testing, and may not be applicable to any particular user's components, computer system or workloads. The results are not necessarily representative of other benchmarks and other benchmark results may show greater or lesser impact from mitigations.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

© 2018 Intel Corporation.

Intel, the Intel logo, and Intel Xeon are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as property of others.



Back Up



• Erasure coding


- ISA-L offload support for Reed-Soloman codes
- Supported since Hammer

Compression

- BlueStore
 - ISA-L offload for zlib compression supported in upstream master
 - QAT offload for zlib compression

Encryption

- BlueStore
 - ISA-L offloads for RADOS GW encryption in upstream master
 - > QAT offload for RADOS GW encryption




 * When object file is bigger than 4M, ISA-L gets better performance



Ceph Erasure Coding Performance (Single OSD)

Encode Operation - Reed-Soloman Codes



Source as of August 2016: Intel internal measurements with Ceph Jewel 10.2.x on dual E5-2699 v4 (22C, 2.3GHz, 145W), HT & Turbo Enabled, Fedora 22 64 bit, kernel 4.1.3, 2 x DH8955 adaptor, DDR4-128GB Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Any difference in system hardware or software design or configuration may affect actual performance. Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. For more information go to http://www.intel.com/performance





OSD rados benchmark flame gragh

Flash Memory Summit

Flash Memory Summit 2018 Santa Clara, CA sudo perf record -p `pidof ceph-osd` -F 99 --call-graph dwarf -- sleep 60 ./bin/rados -p rbd bench 30 write rados bench -p rbd -b 4096 -t 60 60 write



Ceph +SPDK






Flash Memory Summit 2018 Santa Clara, CA


• SPDK can't bring obvious benefit in Ceph

SPDK (df46c41a4ca2edabd642a73b25e54dcb173cf976) Single image+ io job=1, iodepth-256


Flash Memory Summit

NVMe: Best-in-Class IOPS, Lower/Consistent Latency









Flash Memory Summit 2018 Santa Clara, CA Test and System Configurations: PCI Express' (PCIe^{*})/NVM Express' (NVMe) Measurements made on Intel® Core™ i7-3770S system @ 3.1GHz and 4GB Mem running Windows' Server 2012 Standard O/S, Intel PCIe/NVMe SSDs, data collected by IOmeter' tool. SAS Measurements from HGST Ultrastar' SSD800M/1000M (SAS), SATA S3700 Series. For more complete information about performance and benchmark results, visit http://www.intel.com/performance. Source: Intel Internal Testing.