



Implementing Hot Plug in NVMe Systems

BIOS, Timeouts, and All-1s Wesley Yung (Microsemi)











Why Is Hot Add Complicated?



- On boot, BIOS scans topology
- With no devices connected, BIOS stops at switch DS P2P
- BIOS may reserve a BDF and memory for each DS P2P



Why Is Hot Add Complicated?




When NVMe is added, OS scans the bus

 If no BDF is reserved and/or no memory is reserved, NVMe drivers won't load




Solutions to Hot Add



- Expose all hot-pluggable slots in your switch (P2P bridges)
- Program your BIOS to preallocate BDF and memory for every slot
 - NVMe is write-based and therefore does not need a large BAR



Solutions to Hot Add




When drives are added

- OS loads NVMe drivers and uses pre-allocated BDF and memory
- Drivers are properly loaded in the OS




Let's Talk Hot Remove






Why Is Hot Remove Complicated?




- Drive is removed
- Surprise down error is generated, which causes
 FATAL_ERROR
- Host NMI due to FATAL_ERROR





- Downstream port containment (DPC)
 - Triggers on unmasked, uncorrectable errors and shuts down the port
- Blocks new transactions destined for the port
- Logs surprise down but blocks FATAL_ERROR






- What about traffic already in flight?
 - Posted transactions are discarded
 - Non-posted transactions are trickier, as they require a completion
- Host keeps a timer for
 - completions
 - If no completion is returned in time, then CTO
 - This can lead to kernel panic




Why Is Hot Remove Complicated?



- What about traffic already in flight?
 - Posted transactions are discarded
 - Non-posted transactions are trickier, as they require a completion
- Host keeps a timer for
 - completionsIf no completion is
 - If no completion is returned in time, then CTO
 - This can lead to kernel panic






Flash Memory Summit 2018 Santa Clara, CA

- The switch can keep track of outstanding completions
- If a completion times out, the switch can synthesize one for the host
 - This is called completion timeout synthesis (CTS)
- Drivers that are aware of all-1s will unload



- Too good to be true?
- It was!
 - Prior to Kernel 4.7, DPC wasn't even supported
 - Prior to Kernel 4.11, all-1s was entirely not supported in NVMe or PCIe service drivers!
 - Drivers that were not all-1s aware went off the rails





Solutions for Hot Plug

Contribution (Intel/Fbk/MSCC)	Kernel
New PCIe downstream port containment (DPC) driver	4.7
Enhancements and optimizations to PCI driver Recognizing all-1s as a missing device on key config registers	4.11
Enhancements and optimizations to AER driver Caching of extended capability pointers	4.4
Enhancements to NVMe driver Recognizing all-1s as a missing device Cleaning up after hot remove without further IO	4.7
Enhancements and fixes in the block multi-queue driver Dealing with errors returned on IO following surprise removal	4.7



Other Considerations

Slow add



- U.2 form factor has the PRSNT# pin as first to mate
- This pin will trigger presence state change to the host that will, in turn, enable power to the slot
- It is possible to enable power to a slot before the U.2 is fully docked



Other Considerations

Slow remove




Switchtec

- U.2 form factor has the PRSNT# pin as first to mate (last to disengage)
- PCIe lanes will undock first leaving PCIe LTSSM to stay in recovery up to 24 ms before PRSNT# unconnected
- During this time, TLPs are flowing
 - Therefore, host CTO needs to be >24 ms (as a rule)
 - Short cutting LTSSM recovery can help, too



Other Considerations



- Host timeouts should be scaled to account for system congestion and slow removal
- Similarly, NVMe drive timeouts should be scaled to, as well
- An NVMe CTO generally results in link down



- Hot plug of NVMe is complicated
 - But we're **almost** there
- Hot add is solved
 - With switch-exposed P2P bridges with BIOS pre-allocation
- Hot remove is solved
 - With OS updates to support all-1s and large host and NVMe drive timeouts, and enhanced with switch fast link down