

### Artificial Neural Network Coupled LDPC ECC for 3D-NAND Flash Memories

### Toshiki Nakamura and Ken Takeuchi Chuo University, Japan



- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



Santa Clara, CA

# **3D-TLC NAND Flash Memory**

- TLC NAND flash memory stores 3 bits/cell
- Data is stored by controlling amount of electrons





# Low-Density Parity-Check (LDPC) ECC

- LDPC ECC corrects errors gradually by repeating decoding
- Log-likelihood ratio (LLR) is required for LDPC decoding





# Relation between LLR and BER

- **o** LLR represents reliability of each bit data
- Error-correcting capability depends on accuracy of LLR
- $\circ$  LLR is calculated based on bit-error rate (BER)





# Problem of Conventional LDPC ECC

**O BER varies complicatedly in 3D-NAND flash Conventional LDPC ECC cannot predict BER precisely** -Reliability parameters of 3D-NAND flash~ **Static information Dynamic information** •  $V_{TH}$  state Data-retention time Page type Write/erase cycles (Lower/Middle/Upper) Neighboring cell data WL number



### Word-line Variations

 Complicated inter word-line variations of errors exist [1] **Charge-trap layer** Channel Charge-trap 3D-TLC NAND flash WL N 4 @85degC Control gate (CG) .arge ອ 2 WL 1 BER) CG Measured  $N_{\rm W/E} = 500,$ WL 0 Small Data-retention time = 2.8days CG 0 5 6 0 Block oxide **Tunnel** oxide Word-line number (a.u.)

Flash Memory Summit 2018 Santa Clara, CA

[1] K. Mizoguchi et al., IMW, pp. 119-122, May 2017



## Lateral Charge Migration

#### • Charge loss is caused by lateral charge migration [2]



Flash Memory Summit 2018 [2] B. Choi *et al.*, *Symp. VLSI Tech.*, pp. 78-79, June 2016



### Floating-Gate (FG) Cell

Inter floating-gate capacitive coupling noise cause errors [3]
Inter-poly dielectric
Floating-gate 3D-TLC NAND flash,



Flash Memory Summit 2018 Santa Clara, CA

[3] K. Parat and C. Dennison, *IEDM* pp. 3.3.1-3.3.4, Dec. 2015.



• Proposed ANN-LDPC adaptively and automatically correct errors [4]

Flash Memory Summit 2018 Santa Clara, CA

[4] T. Nakamura et al., CICC., Apr. 2018



- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



### **Training of ANN**

# Training flowchart Supervised learning



• Training of ANN is performed before product shipment

 Calculated synaptic weights are pre-recorded in proposed storage controller







- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



### Case 1-3 (1 Hidden Layer ANN)

#### • Case 1-3 consider only static information

Value of input parameters is 0 or 1







## Predicted BER of Case 2

#### • Case 2 reproduces lateral charge migration successfully

Charge-trap,  $N_{W/E}$  = 500, Data-retention time = 2.8days, @85degC





### **Predicted BER of Case 3**

• In Case 3, analog  $V_{TH}$  value within each  $V_{TH}$  state is included # of cells Charge-trap,  $N_{W/F}$  = 500, Data-retention time = 18days



**o** BER is most precisely predicted with extra reads



### Case 1-3 Decoding Result

#### Acceptable data-retention time increases by 76-times Ο



3

 $\bigcirc$ 

 $\mathbf{O}$ 

 $\cap$ 

 $\bigcirc$ 



- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



### Case 4 and 5 (2 Hidden Layer ANN)

• Case 4 and 5 consider both static and dynamic information



Santa Clara, CA



### Predicted BER of Case 4

 Predicted BER fits well with measured BER at various data-retention time and endurance

Charge-trap, @85degC



Measured BER (answer data) :  $- N_{W/E} = 300$   $- N_{W/E} = 500$ Predicted BER :  $- N_{W/E} = 300$  $- N_{W/E} = 300$ 

Case 4
Input parameters
V <sub>TH</sub> state
Page type
Data-retention time
Write/erase cycles





## Case 4 and 5 Decoding Result

• ANN corrects errors in both charge-trap and floating-gate 3D-NAND



Santa Clara, CA



- Introduction
- Proposed Artificial Neural Network Coupled (ANN) LDPC ECC (ANN-LDPC ECC)
  - Training of ANN
  - Case 1-3 (1 hidden layer ANN)
  - Case 4 and 5 (2 hidden layer ANN)
- Conclusion



### Conclusion

Charge-trap 3D-TLC NAND flash	N <sub>W/E</sub> = 500			N <sub>W/E</sub> = 400	
	Case 1	Case 2	Case 3	Case 4	Case 5
Read operation	7 <i>V</i> <sub>REF</sub> sensing (1WL)	21 V <sub>REF</sub> sensing (3WL)	77 <i>V</i> <sub>REF</sub> sensing (3WL)	7 <i>V</i> <sub>REF</sub> sensing (1WL)	21 V <sub>REF</sub> sensing (3WL)
Acceptable data-retention time compared with BCH ECC	2.1x	5.3x	Over 76x	4.6x	8.0x
Weight table size	22MB	928MB	1.1GB	14KB	490KB

 $\circ~$  Case 5 achieves high reliability with small weight tables

• Case 3 is applied if reliability is seriously degraded



# Thank you for your attention

### This work was supported by JST CREST Grant Number JPMJCR1532, Japan