



Challenges in Vertically Stackable Selectors for 3D Cross-Point Non Volatile Memories

– Milind Weling, Mark Clark and Steve Park
Intermolecular Inc.


11 August 2016

Outline

- Introduction and Background
 - 3D Cross Point Architecture – memory and selector
 - Selector Types
- NVM Device Development Challenges
- High-Throughput Experimentation Methodology
 - PVD Deposition and Etest
 - Test Vehicle Considerations
- Selector Case Studies
 - Tc screening vs composition
 - Electrical screening
- Summary

3D Cross-point Memory – Selector Architecture








Challenges with Sneak Current Paths for 3D Cross-point Memory



* Ref: An Chen 2014 AVS TFUG Seminar

- ❑ Selector devices are critical to eliminating sneak current paths
- ❑ Disruptive selectors needed to address performance, density and reliability requirements

Survey of NVM Selector Device Options


	Selector Req'ts	MSM	Oxide-PN ⁴	MIEC ⁶	Metal-Oxide Schottky ⁵	MIIM Bi-directional Varistor ⁷	Chal OTS ⁸
Max Forward Current Density/ Feature Size	$\sim 10^{6-7}$ A/cm ²	$\sim 10^{6-7}$ A/cm ²	$\sim 5 \times 10^4$ A/cm ² @2V 0.5x 0.5um	$\sim 10^{5-6}$ A/cm ² @1V ~80nm bot	3×10^5 A/cm ² @2V 2x2um	$\sim 3 \times 10^7$ A /cm ² @2.5V 250nm hole	Feasibility shown for 90nm PCM
J_{FB}/J_{RB} Ratio & $J_{+Vs}/J_{+Vs/2}$ Ratio	$> 10^5$ $> 10^3$	$\sim 10^3$	$\sim 10^4$ ~ 100	$\sim 10^4$	2.4×10^6 $\sim 10^3$	$\sim 10^4$	Met PCM Req
Directionality	Uni or Bipolar	Bipolar	Unipolar	Bipolar	Unipolar	Bipolar	Bipolar
Switching Time/ Endurance	< 10 ns/ $> 10^8$	< 10 ns $> 10^7$	10-100ns/ ?	~ 1 us/ $> 10^6$	< 1 ns ?	< 1 ns/ $> 10^{10}$	Feasibility shown for 90nm PCM
Deposition Temp/ Thermal Stability	< 400 C/ > 400 C	< 400 C/ > 400 C	< 400 C/ ?	200C/ > 400 C	250C/ ?	300C/ ?	< 400 C/ Issue
Typical Materials/ Stacks Used	Fab Friendly	Semicon ductors	CuO/IZO NiO/IZO	Cu in Solid Electrolyte	Pt/TiO ₂ / TiO _{2-x} /Pt	Pt/TaO _x /TiO ₂ /TaO _x /Pt	As, Ge, Si, S, Se, Te, N
I – V Curves							

Choice of selector devices in 3D Cross-point implementation is a trade-off between performance, reliability and ease of integration

NVM Device Development Considerations

- Filamentary based
 - O-vacancies (ReRAM)
 - Me-ions (CBRAM)
- Non-filamentary based
 - Memristor-like
 - Vacancy modulated conductive oxides
 - MIEC Selectors
- Alternative NVMs

Material/Stack



Device Structure

- Current control and selection
 - 1T1R, 1R_L1R, 1D1R, 1R1R, 1R
- Cell design for enhanced performances

Electrical Operation

- Control of each step starting with forming
- Characterize performance vs yield vs data retention trade-offs as a function of electrical operation

□ Disruptive NVM memories/selectors need fast and comprehensive device screening/experimentation

PVD Site-Isolated Deposition and Test


IMI P-30 PVD Chamber




Aperture for site-isolation; theta-theta stage for translation




Site Deposition on 300mm wfr



Ternary Space Screen



DUT Probing






Each site is an independent experiment

- Each layer can be deposited by 1 to 5 sputter sources
- Multiple layers can be deposited at one site
- Aperture defines area where material is deposited → areas are site isolated
- Shutters for Aperture and Target prevents cross-contamination between layers & targets
- Each site composition is physically and electrically characterized


□ Rapid deposition and screening of compositionally diverse space of interest

NVM Device Development Stages

Test Vehicle	Description	Output
<p>Level 1 ↓</p> <p>Unit Films on Blanket Wafer <1 week</p>	<p>Materials screening, ALD and PVD unit process optimization and integration</p>	<ul style="list-style-type: none"> Saturation and growth curves, dep rate Physical/electrical characterization
<p>Level 2 ↓</p> <p>Shadow Mask <3 days</p>	<p>Measure I-V at RT before/after anneal</p>	<ul style="list-style-type: none"> Leakage Density, Resistivity
<p>Primary Test Vehicle</p> <p>1-2 DOEs/week</p> <p>16-20 COLs/DOE</p>	<p>Mushroom Like, BEL CD ≥ 150nm, 1R1R, Single Bit/Mini-Array</p>  <p>Mushroom like</p> <p>~70um Scale</p>	<ul style="list-style-type: none"> Pulse P/E Power Read State Disturbance P/E Power vs Time
<p>Level 3 ↓</p> <p>Secondary Test Vehicle</p> <p>1 DOE/ 2-3 weeks</p> <p>16-20 COLs/DOE</p>	<p>Column/Pillar Like, TEL= BEL CD ≥ 150nm, 1R1R and 1T1R, Single Bit/Mini-Array</p>  <p>Pillar</p> <p>~150nm Scale</p>	<ul style="list-style-type: none"> Data Retention Endurance Performance Variability
<p>Tertiary Test Vehicle</p> <p>1 DOE/ 4-5 weeks</p> <p>5-10 COLs/DOE</p>	<p>Column/Pillar Like, TEL= BEL CD ≥ Minimum 1R1R and 1T1R, Single Bit → Large Arrays</p>  <p>At Dimension Memory Array</p>	<ul style="list-style-type: none"> Area Scaling Integration and Yield MLC and ECC

NVM Selector Screening Methodology

- Material composition space for Chalcogenide glasses exhibiting threshold vs. memory switching can be rapidly screened for physical and electrical performance.
- Explore composition space of Group IV (Si, Ge), V (As) and VI (Se, Te) compounds to develop guideline of thermal stability, resistivity, optical bandgap and I-V characteristics




- Phase I – Composition vs. Thermal stability, crystallinity, resistivity, and optical bandgap
- Phase II – Composition vs. IV (Selected portion of Phase Diagram)


❑ Selector development is based on High-Throughput-Experimentation deposition and characterization methodology

Phase I: Rapid Screening of R_s vs Temperature

Varying composition $A_xB_yC_z$




**Response Surface:
 T_c , Crystallization Temp**



- Rapid evaluation of the composition space for T_c enables the use of T_c as a pre-filter for promising selector candidates

Phase II: Electrical Characterization



□ Increasingly advanced electrical characterization used to realize screening promising selector candidates

Summary

- The move towards 3D Cross-point architecture for non-volatile memories has resulted in a need for disruptive memory and selector devices
 - Choice of selector devices is a trade-off between performance, reliability and ease of integration (fab-friendliness)
- Realization of disruptive NVM memories/selectors needs fast and comprehensive device screening/experimentation
- We propose a High-Throughput-Experimentation methodology that enables rapid new materials development and characterization for:
 - Compositionally wide material space
 - Increasingly complex electrical performance characterization
- IMI has successfully collaborated with customers to realize novel devices using this methodology
 - Acknowledgments: C Chen, J Watanabe and Customer+IMI collaboration teams

